视频编解码芯片的设计方法研究
|
摘要
新近视频编码标准如MPEG-4、H.264／AVC和AVS等在提高编码性能的同时算法复杂度也大大增加，使得在传统处理器上实现编解码变的困难，VLSI技术凭借其低代价、低功耗、高性能的优势逐渐成为编解码器的主流实现方式。用较短的上市时间(time-to-market)完成高性能、低硬件代价的设计是产品获得成功的根本，由此视频编解码芯片的设计方法具有重要研究意义。
本文对新近视频编码标准的实现复杂度及硬件实现特点进行了分析，对系统架构、存储和算法模块三个方面的设计方法进行了重点研究，并将设计方法有效地应用在AVS编解码芯片具体设计中，实现了硬件代价优化的目标。
在系统架构设计中分析了编码器编码性能、硬件代价和编码速度三者之间的制约关系及系统架构设计瓶颈，研究了编码算法对硬件实现的影响和流水线设计方法在系统架构设计中的应用。在存储设计中分析了片上存储和片外存储的特性和优化目标，研究了延时隐藏、压缩存储等设计方法在提高总线效率和存储效率中的应用。在算法模块设计中研究了硬件复用思想、速度面积平衡思想和流水线均衡思想，分析了可配置设计和利用数据统计特性实现硬件优化的设计方法。
利用流水线设计方法完成了AVS编码器的混合流水架构，在保证编码性能的前提下对编码算法进行了调整，挖掘和利用了视频混合编码框架中潜在的处理并行度。利用片外存储特性设计了AVS编码器片外存储结构，实现了提高总线效率和片外存储利用率的目的；利用压缩存储思想对AVS变长解码码表存储进行了优化，相对于参考文献存储面积节省了30％。利用硬件复用思想设计了AVS帧内预测模块，通过设计可配置结构在多预测模式之间实现硬件复用。利用速度面积平衡思想设计了指数哥伦布解码器和AVS编码器残差重建模块，在指数哥伦布解码器中利用码字长度统计特性设计专用硬件结构，相对于参考文献硬件代价节省了70％；在AVS编码器残差重建模块中利用量化输出的统计特性设计了基于零预测的硬件结构，处理速度在中等质量下提高4倍左右。
最后本文给出了综合应用各种设计方法的设计实例——AVS变长编码模块。在变长编码模块设计中综合使用了流水线、存储优化、硬件复用和速度面积均衡等多种设计方法实现了硬件代价优化——码表存储节省了61.5％的存储面积，指数哥伦布编码器节省了60％的硬件代价。
Latest video coding standards, such as MPEG-4, H.264/AVC and AVS, are characterized by high complexity as well as compression efficiency. VLSI attracts more attention by its advantage on cost, power and efficiency. And the VLSI implementation becomes the mainstream of the video codec design. Low cost is of vital importance to video application with a great quantity, so study on the VLSI design methodologies of video codec is very meaningful.
The thesis focuses on the efficient design methodologies of video codec. Based on the analysis of latest video coding standards, methodologies of architecture design, memory design and module design are studied intensively. Furthermore, these methodologies are utilized in the implementation of AVS codec, which shows high efficiency.
In architecture design, tradeoff among coding efficiency, hardware cost and coding speed in encoder architecture design was analyzed. Pipeline technique was studied to exploit the parallelism of video coding algorithms. Methods of delay concealment and compression storage are studied in memory design to increase bus efficiency and storage efficiency. Hardware reuse, speed-cost joint optimization and pipeline balance design are illustrated in module design.
Based on the analysis of AVS coding algorithms, a hybrid-pipeline architecture was proposed for AVS encoder. By utilizing the characteristics of off-chip memory, the frame storage organization of AVS encoder was designed. Data compression storage method was utilized in the storage of AVS Variable-Length-Coding tables and a reduction of 30% was achieved in memory cost. Hardware reuse, speed-cost joint optimization methodologies were utilized in the implementation of intra-prediction, variable length decoder for AVS with 70% reduction in hardware cost and residual reconstruction for AVS encoder with 400% speedup in medium quality.
At last, variable length encoder for AVS was implemented utilizing several methodologies. Owing to the well-designed hardware architectures, the encoder achieved considerable optimization with 61.5% memory cost reduction and 60% hardware cost reduction in Exp-Golomb encoder.
本文对新近视频编码标准的实现复杂度及硬件实现特点进行了分析，对系统架构、存储和算法模块三个方面的设计方法进行了重点研究，并将设计方法有效地应用在AVS编解码芯片具体设计中，实现了硬件代价优化的目标。
在系统架构设计中分析了编码器编码性能、硬件代价和编码速度三者之间的制约关系及系统架构设计瓶颈，研究了编码算法对硬件实现的影响和流水线设计方法在系统架构设计中的应用。在存储设计中分析了片上存储和片外存储的特性和优化目标，研究了延时隐藏、压缩存储等设计方法在提高总线效率和存储效率中的应用。在算法模块设计中研究了硬件复用思想、速度面积平衡思想和流水线均衡思想，分析了可配置设计和利用数据统计特性实现硬件优化的设计方法。
利用流水线设计方法完成了AVS编码器的混合流水架构，在保证编码性能的前提下对编码算法进行了调整，挖掘和利用了视频混合编码框架中潜在的处理并行度。利用片外存储特性设计了AVS编码器片外存储结构，实现了提高总线效率和片外存储利用率的目的；利用压缩存储思想对AVS变长解码码表存储进行了优化，相对于参考文献存储面积节省了30％。利用硬件复用思想设计了AVS帧内预测模块，通过设计可配置结构在多预测模式之间实现硬件复用。利用速度面积平衡思想设计了指数哥伦布解码器和AVS编码器残差重建模块，在指数哥伦布解码器中利用码字长度统计特性设计专用硬件结构，相对于参考文献硬件代价节省了70％；在AVS编码器残差重建模块中利用量化输出的统计特性设计了基于零预测的硬件结构，处理速度在中等质量下提高4倍左右。
最后本文给出了综合应用各种设计方法的设计实例——AVS变长编码模块。在变长编码模块设计中综合使用了流水线、存储优化、硬件复用和速度面积均衡等多种设计方法实现了硬件代价优化——码表存储节省了61.5％的存储面积，指数哥伦布编码器节省了60％的硬件代价。
Latest video coding standards, such as MPEG-4, H.264/AVC and AVS, are characterized by high complexity as well as compression efficiency. VLSI attracts more attention by its advantage on cost, power and efficiency. And the VLSI implementation becomes the mainstream of the video codec design. Low cost is of vital importance to video application with a great quantity, so study on the VLSI design methodologies of video codec is very meaningful.
The thesis focuses on the efficient design methodologies of video codec. Based on the analysis of latest video coding standards, methodologies of architecture design, memory design and module design are studied intensively. Furthermore, these methodologies are utilized in the implementation of AVS codec, which shows high efficiency.
In architecture design, tradeoff among coding efficiency, hardware cost and coding speed in encoder architecture design was analyzed. Pipeline technique was studied to exploit the parallelism of video coding algorithms. Methods of delay concealment and compression storage are studied in memory design to increase bus efficiency and storage efficiency. Hardware reuse, speed-cost joint optimization and pipeline balance design are illustrated in module design.
Based on the analysis of AVS coding algorithms, a hybrid-pipeline architecture was proposed for AVS encoder. By utilizing the characteristics of off-chip memory, the frame storage organization of AVS encoder was designed. Data compression storage method was utilized in the storage of AVS Variable-Length-Coding tables and a reduction of 30% was achieved in memory cost. Hardware reuse, speed-cost joint optimization methodologies were utilized in the implementation of intra-prediction, variable length decoder for AVS with 70% reduction in hardware cost and residual reconstruction for AVS encoder with 400% speedup in medium quality.
At last, variable length encoder for AVS was implemented utilizing several methodologies. Owing to the well-designed hardware architectures, the encoder achieved considerable optimization with 61.5% memory cost reduction and 60% hardware cost reduction in Exp-Golomb encoder.
引文
[1] 钟玉琢，王琪，贺玉文编著，“基于对象的多媒体数据压缩编码国际标准——MPEG-4及其校验模型”，科学出版社，北京，2000．
[2] 林福宗编著，“多媒体技术基础”，清华大学出版社，北京，2000．
[3] "Information technology—Coding of moving pictures and associated audio for digital storage media at up to about 1.5 Mbit/s: Video," Int. Standards Org./Int. Electrotech. Comm.(ISO/IEC),ISO/IEC 11 172-2,1994.
[4] "Information technology—Generic coding of moving pictures and associated audio information: Video," Int. Standards Org./Int. Electrotech. Comm. (ISO/IEC) and Int. Telecommun. Union-Telecommun. (ITU-T), 13 818-2 and ITU-T RecommendationH.262,1996.
[5] Bernd Girod, "Overview: Image and video coding standards".
[6] J. Ostermann, J. Bormans, P. List, D. Marpe, M. Narroschke, F. Pereira, T. Stockhammer, T. Wedi, "Video coding with H.264/AVC: tools, performance, and Complexity," IEEE Circuits and Systems Magazine, vol. 4, issue. 1, pp. 7-28, First Quarter 2004.
[7] 信息技术 先进音视频编码 第二部分：视频，2004．
[8] ISO/IEC N2459, Overview of the MPEG-4 Standard, Atlantic City, 1998.
[9] ISO/IEC 14496-2 MPEG-4 Video group, "Generic Coding of Audio -Visual Objects", Part2: Video, 1998.
[10] "Draft ITU-T Recommendation and final draft International Standard of Joint Video Specification," Joint Video Team, Int. Telecommun. Union-Telecommun. (ITU-T) and Int. Standards Org./Int. Electrotech. Comm. (ISO/IEC), ITU-T Recommendation H.264 and ISO/IEC 14 496-10 AVC, May 2003.
[11] 信息技术 先进音视频编码 第七部分：移动视频，2004．
[12] Zhang Nan, Yin Bao-cai, Kong De-hui, Yue Wenying, "Spatial prediction based intra-coding," IEEE International Conference on Multimedia and Expo, 2004.
[13] Zhang Ci-xun, Lou Jian, Yu Lu, Dong Jie, Chain Wai-kuen, "The technique of pre-scaled integer transform," IEEE International Symposium on Circuits and Systems, 2005.
[14] Wang Rong-gang, Huang Chap, Li Jin-tao, Shen Yan-fei, "Sub-pixel motion compensation interpolation filter in AVS," IEEE International Conference on Multimedia and Expo, 2004.
[15] 董洁，楼剑，陆亮，虞露，“基于上下文的自适应三进制算术编码：一种适用于视频压缩的新型熵编码”，电视技术，Vol．254，pp．9-11，2003年8月．
[16] R. Beeson and H. Ruegg, "New forms of all transistor logic," ISSCC Digest of Technical Papers, pp. 10-11, Feb. 1962.
[17] Michael John Sebastian Smith著，虞惠华，汤庭鳌，来金梅，孙承绶等译，“专用集成电路”，电子工业出版社，北京，2004．
[18] 张明编著，“Verilog HDL实用教程”，电子科技大学出版社，成都，1999．
[19] Tung-Chien Chert, Shao-Yi Chien, Yu-Wen Huang, Chen-Han Tsai, Ching-Yeh Chen, To-Wei Chen, and Liang-Gee Chen, "Analysis and Architecture Design of an HDTV720p 30 Frames/s H.264/AVC Encoder", IEEE Trans. Circuits Syst. Video Technol, Volume 16, Issue 6, pp.673-688, June 2006.
[20] Horowitz, M, Joch, A,Kossentini, F., Hallapuro, A., "H.264/AVC baseline profile decoder complexity analysis," IEEE Trans. Circuits Syst. Video Technol Volume 13, Issue 7, pp.704-716, July 2003.
[21] Lu Yu, Feng Yi, Jie Dong, Cixun Zhang "Overview of AVS video tool performance and complexity", Visual Communications and Image Processing, 2004.
[22] Xin-Fu Wang, De-Bin Zhao. "Performance Comparison of AVS and H.264/AVC Video Coding Standards," Journal of Computer Science & Technology. Vol.21, No.3, pp310-314, May 2006.
[23] P. Pirsch, N. Demassieux, and W. Gehrke, "VLSI architectures for video compression—A survey," Proc. IEEE, vol. 83, no. 2, pp. 220-246, Feb. 1995.
[24] P. Pirsch and H.-J. Stolberg, "VLSI implementations of image and video multimedia processing systems," IEEE Trans. Circuits Syst. Video Technol., vol. 8, no. 7, pp. 878-891, Nov. 1998.
[25] I. Kuroda and T. Nishitani, "Multimedia processors," Proc. IEEE, vol. 86, no. 6, pp. 1203-1221, Jun. 1998.
[26] A. Dasu and S. Panchanathan, "A survey of media processing approaches," IEEE Trans. Circuits Syst. Video Technol., vol. 12, no. 8, pp. 633-645, Aug. 2002.
[27] V. Lappalainen, T. D. Hamalainen, and P. Liuha, "Overview of research efforts on media ISA extensions and their usage in video coding," IEEE Trans. Circuits Syst. Video Technol., vol. 12, no. 8, pp. 660-670, Aug. 2002.
[28] Y. Ooi, O. Ohnishi, Y. Yokoyama, Y. Katayama, M. Mizuno, M. Yamashina, H. Takano, N. Hayashi, and 1. Tamitani, "An MPEG-2 encoder architecture based on a single-chip dedicated LSI with a control MPU," in Proc. Int. Conf. Acoust., Speech, Signal Processing, pp. 599-602, Apr. 1997.
[29] A. van der Werf, F. Bruls, R. Kleihorst, E. Waterlander, M. Verstraelen, and T. Friedrich, "I.McIc: A single-chip MPEG-2 video encoder for storage," in Proc. Int. Solid-State Circuits Conf., Feb. 1997, pp. 254-255.
[30] J. Turley, "Toshiba, TI roll out set-top box chips," Microprocessor Rep., vol. 10, no. 7, p. 16, 1996.
[31] M. Takahashi et al.. "A 60 mW MPEG4 video codec using clustered voltage scaling with variable supply-voltage scheme:' in Digesr of Technical Papers of IEEE International Solid-State Circuits Conference, 1998.
[32] T. Nishikawa et al., "A 60 MHz 240 mW MPEG-4 videophone LSI with 16 Mb embedded DRAM:' in Digest of Technical Papers of IEEE International Solid-Stare Circuits Conference, 2000.
[33] T. Hashimoto et al.. "A W mW MPEG4 video codec LSI with the capability for core profile:' in Digest of Technical Papers of IEEE International Solid-Stare Circuits Conference. 2001.
[34] M. Ohashi et al., "A 27 MHz 11.1 mW MPEG-4 video decoder LSI for mobile application," in Digest of Technical Papers of IEEE International Solid-Stare Circuits Conference,2002.
[35] H. Nakayama et al.. "An MPEG-4 video LSI with an error resilient codec core based on a fast motion estimation algorithm," Digest of Technical Papers of IEEE International Solid-State Circuits Conference, 2002.
[36] Dianfu Li, Lu Yu, Jie Dong, "A decoder architecture for advanced video coding standard", Visual Communications and Image Processing 2005.
[37] To-Wei Chen, Yu-Wen Huang, Tung-Chien Chen, Yu-Han Chen, Chuan-Yung Tsai, Liang-Gee Chen, "Architecture design of H.264/AVC decoder with hybrid task pipelining for high definition videos", ISCAS pp. 2931 - 2934 Vol. 3, May 23-26 2005.
[38] Ting-An Lin, Sheng-Zen Wang, Tsu-Ming Liu, Chen-Yi Lee, "An H.264/AVC decoder with 4/spl times/4-block level pipeline", ISCAS pp. 1810 - 1813, Vol. 3, May 23-26 2005.
[39] T.Koyat, K.Iimuma, A.Hirano et al, "Motion compensated inter-frame coding for video conferencing", Proc NTC81, New Orleans, LA, Now 1981, C9.6.1-9.6.5
[40] S.Zhu and K.-K. Ma. "A new diamond search algorithm for fast block-matching motion estimation", IEEE Trans. Image Processing, vol.9, no.2, pp. 287-290, Feb.2000.
[41] R.Li and M.L.Liou. "A new three-step search algorithm for block motion estimation". IEEE Trans on Circuits System Video Technology, 4(4): 438-442,1994.
[42] L.M.Po, W.C.Ma, "A novel four-step search algorithm for fast block motion estimation", IEEE Transactions on CSVT, vol.6, no.3, pp.313-317, June 1996.
[43] Ce Zhu, Xiao Lin, and Lap-Pui Chau, "Hexagon-Based Search Patten for Fast Block Motion Estimation", IEEE Trans. on CSVT, pp.349-355, Vol.12, No.5, May, 2002.
[44] L.Liu, E.Feig, "A block-based gradient descent search algorithm for block motion estimation in video coding", IEEE Transactions on CSVT, vol.6, no.4, pp.419-422, June 1996.
[45] Y.-W. Huang, T.-C.Wang, B.-Y. Hsieh, and L.-G. Chen, "Hardware architecture design for variable block size motion estimation in MPEG-4 VC/JVT/ITU-T H.264," in Proc. IEEE Int. Symp. Circuits and Systems (ISCAS'03), pp. 796-799, 2003.
[46] J.-H. Lee and N.-S. Lee, "Variable block size motion estimation algorithm and its hardware architecture for H.264," in Proc. IEEE Int. Symp. Circuits and Systems (ISCAS'04), vol. 3, pp. 740-743, May 2004.
[47] S. Y. Yap and J. V. McCanny, "A VLSI architecture for variable block size video motion estimation," IEEE Trans. Circuits Syst. II, Expr. Briefs, vol. 51, no. 7, pp. 384-389, Jul. 2004.
[48] M. Kim, I. Hwang, and S.-I. Chae, "A fast vlsi architecture for full search variable block size motion estimation in MPEG-4 AVC/H.264," ASP-DAC 2005.
[49] H. Malvar, A. Hallapuro, M. Karczewicz, and L. Kerofsky, "Low-complexity transform and quantization in H.264/AVC," IEEE Trans. Circuits Syst. Video Techno.., vol. 13, no. 7, pp. 598-603, Jul. 2003.
[50] T. C.Wang, Y. W. Huang, H. C. Fang, and L. G. Chen, "Parallel 4 _ 4 2-D transform and inverse transform architecture for MPEG-4 AVC/H.264," in Proc. IEEE Int. Symp. Circuits Syst.ISCAS 2003, pp.800-803, 2003.
[51] R. Kordasiewicz and S. Shirani, "Hardware implementation of the optimized transform and quantization blocks of H.264," in Proc. IEEE Can. Conf.e Elect. Comput. Eng., vol. 2, pp. 943-946, May 2004.
[52] I. Amer, W. Badawy, and G. Jullien, "Hardware prototyping for the H.264 4 4 transforms," in Proc. IEEE Int. Conf. Acoust., Speech, Signal Process., vol. 5, pp. V-77-V-80. May 2004.
[53] Y. W. Huang, T. W. Chen, B. Y. Hsieh, T. C. Wang, T. H. Chang, and L. G. Chen, "Architecture design for deblocking filter in H.264/JVT/AVC," IEEE Int'l Conf. on Multimedia and Expo, 2003.
[54] L. Li, S. Goto, and T. Ikenaga, "An efficient deblocking filter architecture with 2-dimentional parallel memory for H.264/AVC," Asia South Pacific Design Automation Conf, 2005.
[55] V. Venkatraman, S. Krishnan, and N. Ling, "Architecture for deblocking filter in H.264," Picture Coding Symposium, 2004.
[56] C. C. Cheng, and T. S. Chang, "An hardware efficient deblocking filter for H.264/AVC," IEEE Int'l Conf. on Consumer Electronics, pp. 235-236, 2005.
[57] B. Sheng, W. Gao, and D. Wu, "An implemented architecture of deblocking filter for H.264/AVC," IEEE Int'l Conf. on Image Processing, vol. 1, pp. 665-668, 2004.
[58] Yun-Nan Chang; Hsin-Yu Lin, "An Efficient Design of H.264 Inter Interpolator", International Conference on Consumer Electronics, pp: 1 - 2 ,Jan. 2007.
[59] W.-N. Lie et al, "Hardware-efficient computing architecture for motion compensation interpolation in H.264 video coding," in Proc. of 2005 IEEE Int. Symp. on Circuits and Systems, Kobe, Japan, pp.2136-2139, May 2005.
[60] R. Wang et al, "High throughput and low memory access sub-pixel interpolation architecture for H.264/AVC HDTV decoder," IEEE Transactions on Consumer Electronics, vol. 51, pp. 1006-1013, Aug. 2005.
[61] Ming-T.Sun, "VLSI Architecture and Implementation of A High-Speed Entropy Decoder", Proc. ISCAS-91, pp. 200-203, 1991.
[62] Bai-Jue Shieh, Yew-San Lee, Chen-Yi Le, "A New Approach of Group-Based VLC Codec System with Full Table Programmability", IEEE Transactions on CSVT, Volume 11, Issue 2,pp.210-221,Feb 2001.
[63] Xing Qin, Xiaolang Yan, "A memory and speed efficient CAVLC decoder", Visual Communications and Image Processing 2005.
[64] Bin Sheng, Wen Gao, Don Xie, Di Wu, "An Efficient VLSI Architecture of VLD for AVS HDTV Decoder", IEEE Transactions on Consumer Electronics, Volume 52, Issue 2, pp.96 - 701, May 2006.
[65] M. Takahashi, T. Nishikawa, M. Hamada, T. Takayanagi, H. Arakida, N. Machida, H. Yamamoto, T. Fujiyoshi, Y. Ohashi, O. Yamagishi, T. Samata, A. Asano, T. Terazawa, K. Ohmori, Y. Watanabe, H. Nakamura, S. Minami, T. Kuroda, and T. Furuyama, "A 60-MHz 240-mW MPEG-4 videophone LSI with 16-Mb embedded DRAM," IEEE J.Solid-State Circuits, vol. 35, no. 11, pp. 1713-1721, Nov. 2000.
[66] H. Nakayama, T. Yoshitake, H. Komazaki, Y. Watanabe, H. Araki, K. Morioka, J. Li, L. Peilin, S. Lee, H. Kubosawa, and Y. Otobe, "A MPEG-4 video LSI with an error-resilient codec core based on a fast motion estimation algorithm," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, vol. 1, pp. 368-474, Feb. 2002.
[67] E. Jaspers and P.H.N. de With, "Bandwidth reduction for video processing in consumer systems", IEEE Trans. On Consumer Electronics, Vol. 47, No. 4, pp. 885-894, November 2001.
[68] Arnaud Bourge, Joel Jung, "Low-power H.264 video decoder with graceful degradation," Visual Communications and Image Processing. 2004.
[69] P.H.N. de With, P.H. Frencken and M. van der Schaar, "An MPEG decoder with embedded compression for memory reduction", International Conference on Consumer Electronics, Digest of Technical Papers, pp. 60-62, June 1998.
[70] Yanmei Qu, Yun He, "A Simple and Memory Efficient VLSI Architecture of CA-2D-VLC Decoder for AVS," Proc. PCS 2006.
[71] Wu Di; Gao Wen; Hu Mingzeng; Ji Zhenzhou, "An Exp-Golomb encoder and decoder architecture for JVT/AVS," ASIC, 2003. Proceedings. 5th International Conference on Volume 2, pp.910 - 913 Vol.2, 21-24 Oct. 2003.
[72] S.M.Lei. M.R.Sun. K.Ramachandran and S.Palaninj, "VLSI Implementation of an Entropy Coder and [81]Decoder for Advanced TV applications,". Proc. Of ISCAS (New Orleans. USA. 1991). pp.3030-3033.
[73] M.Kovac, Ranganathan. JAGUAR, "A Full Pipelined VLSI Architecture for JPEG image compression Standard," Proc. of the IEEE. 83. 2: pp. 247-258. (1995)
[74] H.C. Chang. L.G Clicn. Y.C. Cliang and S.C. Huang, "A VLSI Architecture Design of VLC Encoder for High Data Rate Videoilinage Coding," Proc. Of ISCAS (Orlando. USA. 1999). pp.398-401
[2] 林福宗编著，“多媒体技术基础”，清华大学出版社，北京，2000．
[3] "Information technology—Coding of moving pictures and associated audio for digital storage media at up to about 1.5 Mbit/s: Video," Int. Standards Org./Int. Electrotech. Comm.(ISO/IEC),ISO/IEC 11 172-2,1994.
[4] "Information technology—Generic coding of moving pictures and associated audio information: Video," Int. Standards Org./Int. Electrotech. Comm. (ISO/IEC) and Int. Telecommun. Union-Telecommun. (ITU-T), 13 818-2 and ITU-T RecommendationH.262,1996.
[5] Bernd Girod, "Overview: Image and video coding standards".
[6] J. Ostermann, J. Bormans, P. List, D. Marpe, M. Narroschke, F. Pereira, T. Stockhammer, T. Wedi, "Video coding with H.264/AVC: tools, performance, and Complexity," IEEE Circuits and Systems Magazine, vol. 4, issue. 1, pp. 7-28, First Quarter 2004.
[7] 信息技术 先进音视频编码 第二部分：视频，2004．
[8] ISO/IEC N2459, Overview of the MPEG-4 Standard, Atlantic City, 1998.
[9] ISO/IEC 14496-2 MPEG-4 Video group, "Generic Coding of Audio -Visual Objects", Part2: Video, 1998.
[10] "Draft ITU-T Recommendation and final draft International Standard of Joint Video Specification," Joint Video Team, Int. Telecommun. Union-Telecommun. (ITU-T) and Int. Standards Org./Int. Electrotech. Comm. (ISO/IEC), ITU-T Recommendation H.264 and ISO/IEC 14 496-10 AVC, May 2003.
[11] 信息技术 先进音视频编码 第七部分：移动视频，2004．
[12] Zhang Nan, Yin Bao-cai, Kong De-hui, Yue Wenying, "Spatial prediction based intra-coding," IEEE International Conference on Multimedia and Expo, 2004.
[13] Zhang Ci-xun, Lou Jian, Yu Lu, Dong Jie, Chain Wai-kuen, "The technique of pre-scaled integer transform," IEEE International Symposium on Circuits and Systems, 2005.
[14] Wang Rong-gang, Huang Chap, Li Jin-tao, Shen Yan-fei, "Sub-pixel motion compensation interpolation filter in AVS," IEEE International Conference on Multimedia and Expo, 2004.
[15] 董洁，楼剑，陆亮，虞露，“基于上下文的自适应三进制算术编码：一种适用于视频压缩的新型熵编码”，电视技术，Vol．254，pp．9-11，2003年8月．
[16] R. Beeson and H. Ruegg, "New forms of all transistor logic," ISSCC Digest of Technical Papers, pp. 10-11, Feb. 1962.
[17] Michael John Sebastian Smith著，虞惠华，汤庭鳌，来金梅，孙承绶等译，“专用集成电路”，电子工业出版社，北京，2004．
[18] 张明编著，“Verilog HDL实用教程”，电子科技大学出版社，成都，1999．
[19] Tung-Chien Chert, Shao-Yi Chien, Yu-Wen Huang, Chen-Han Tsai, Ching-Yeh Chen, To-Wei Chen, and Liang-Gee Chen, "Analysis and Architecture Design of an HDTV720p 30 Frames/s H.264/AVC Encoder", IEEE Trans. Circuits Syst. Video Technol, Volume 16, Issue 6, pp.673-688, June 2006.
[20] Horowitz, M, Joch, A,Kossentini, F., Hallapuro, A., "H.264/AVC baseline profile decoder complexity analysis," IEEE Trans. Circuits Syst. Video Technol Volume 13, Issue 7, pp.704-716, July 2003.
[21] Lu Yu, Feng Yi, Jie Dong, Cixun Zhang "Overview of AVS video tool performance and complexity", Visual Communications and Image Processing, 2004.
[22] Xin-Fu Wang, De-Bin Zhao. "Performance Comparison of AVS and H.264/AVC Video Coding Standards," Journal of Computer Science & Technology. Vol.21, No.3, pp310-314, May 2006.
[23] P. Pirsch, N. Demassieux, and W. Gehrke, "VLSI architectures for video compression—A survey," Proc. IEEE, vol. 83, no. 2, pp. 220-246, Feb. 1995.
[24] P. Pirsch and H.-J. Stolberg, "VLSI implementations of image and video multimedia processing systems," IEEE Trans. Circuits Syst. Video Technol., vol. 8, no. 7, pp. 878-891, Nov. 1998.
[25] I. Kuroda and T. Nishitani, "Multimedia processors," Proc. IEEE, vol. 86, no. 6, pp. 1203-1221, Jun. 1998.
[26] A. Dasu and S. Panchanathan, "A survey of media processing approaches," IEEE Trans. Circuits Syst. Video Technol., vol. 12, no. 8, pp. 633-645, Aug. 2002.
[27] V. Lappalainen, T. D. Hamalainen, and P. Liuha, "Overview of research efforts on media ISA extensions and their usage in video coding," IEEE Trans. Circuits Syst. Video Technol., vol. 12, no. 8, pp. 660-670, Aug. 2002.
[28] Y. Ooi, O. Ohnishi, Y. Yokoyama, Y. Katayama, M. Mizuno, M. Yamashina, H. Takano, N. Hayashi, and 1. Tamitani, "An MPEG-2 encoder architecture based on a single-chip dedicated LSI with a control MPU," in Proc. Int. Conf. Acoust., Speech, Signal Processing, pp. 599-602, Apr. 1997.
[29] A. van der Werf, F. Bruls, R. Kleihorst, E. Waterlander, M. Verstraelen, and T. Friedrich, "I.McIc: A single-chip MPEG-2 video encoder for storage," in Proc. Int. Solid-State Circuits Conf., Feb. 1997, pp. 254-255.
[30] J. Turley, "Toshiba, TI roll out set-top box chips," Microprocessor Rep., vol. 10, no. 7, p. 16, 1996.
[31] M. Takahashi et al.. "A 60 mW MPEG4 video codec using clustered voltage scaling with variable supply-voltage scheme:' in Digesr of Technical Papers of IEEE International Solid-State Circuits Conference, 1998.
[32] T. Nishikawa et al., "A 60 MHz 240 mW MPEG-4 videophone LSI with 16 Mb embedded DRAM:' in Digest of Technical Papers of IEEE International Solid-Stare Circuits Conference, 2000.
[33] T. Hashimoto et al.. "A W mW MPEG4 video codec LSI with the capability for core profile:' in Digest of Technical Papers of IEEE International Solid-Stare Circuits Conference. 2001.
[34] M. Ohashi et al., "A 27 MHz 11.1 mW MPEG-4 video decoder LSI for mobile application," in Digest of Technical Papers of IEEE International Solid-Stare Circuits Conference,2002.
[35] H. Nakayama et al.. "An MPEG-4 video LSI with an error resilient codec core based on a fast motion estimation algorithm," Digest of Technical Papers of IEEE International Solid-State Circuits Conference, 2002.
[36] Dianfu Li, Lu Yu, Jie Dong, "A decoder architecture for advanced video coding standard", Visual Communications and Image Processing 2005.
[37] To-Wei Chen, Yu-Wen Huang, Tung-Chien Chen, Yu-Han Chen, Chuan-Yung Tsai, Liang-Gee Chen, "Architecture design of H.264/AVC decoder with hybrid task pipelining for high definition videos", ISCAS pp. 2931 - 2934 Vol. 3, May 23-26 2005.
[38] Ting-An Lin, Sheng-Zen Wang, Tsu-Ming Liu, Chen-Yi Lee, "An H.264/AVC decoder with 4/spl times/4-block level pipeline", ISCAS pp. 1810 - 1813, Vol. 3, May 23-26 2005.
[39] T.Koyat, K.Iimuma, A.Hirano et al, "Motion compensated inter-frame coding for video conferencing", Proc NTC81, New Orleans, LA, Now 1981, C9.6.1-9.6.5
[40] S.Zhu and K.-K. Ma. "A new diamond search algorithm for fast block-matching motion estimation", IEEE Trans. Image Processing, vol.9, no.2, pp. 287-290, Feb.2000.
[41] R.Li and M.L.Liou. "A new three-step search algorithm for block motion estimation". IEEE Trans on Circuits System Video Technology, 4(4): 438-442,1994.
[42] L.M.Po, W.C.Ma, "A novel four-step search algorithm for fast block motion estimation", IEEE Transactions on CSVT, vol.6, no.3, pp.313-317, June 1996.
[43] Ce Zhu, Xiao Lin, and Lap-Pui Chau, "Hexagon-Based Search Patten for Fast Block Motion Estimation", IEEE Trans. on CSVT, pp.349-355, Vol.12, No.5, May, 2002.
[44] L.Liu, E.Feig, "A block-based gradient descent search algorithm for block motion estimation in video coding", IEEE Transactions on CSVT, vol.6, no.4, pp.419-422, June 1996.
[45] Y.-W. Huang, T.-C.Wang, B.-Y. Hsieh, and L.-G. Chen, "Hardware architecture design for variable block size motion estimation in MPEG-4 VC/JVT/ITU-T H.264," in Proc. IEEE Int. Symp. Circuits and Systems (ISCAS'03), pp. 796-799, 2003.
[46] J.-H. Lee and N.-S. Lee, "Variable block size motion estimation algorithm and its hardware architecture for H.264," in Proc. IEEE Int. Symp. Circuits and Systems (ISCAS'04), vol. 3, pp. 740-743, May 2004.
[47] S. Y. Yap and J. V. McCanny, "A VLSI architecture for variable block size video motion estimation," IEEE Trans. Circuits Syst. II, Expr. Briefs, vol. 51, no. 7, pp. 384-389, Jul. 2004.
[48] M. Kim, I. Hwang, and S.-I. Chae, "A fast vlsi architecture for full search variable block size motion estimation in MPEG-4 AVC/H.264," ASP-DAC 2005.
[49] H. Malvar, A. Hallapuro, M. Karczewicz, and L. Kerofsky, "Low-complexity transform and quantization in H.264/AVC," IEEE Trans. Circuits Syst. Video Techno.., vol. 13, no. 7, pp. 598-603, Jul. 2003.
[50] T. C.Wang, Y. W. Huang, H. C. Fang, and L. G. Chen, "Parallel 4 _ 4 2-D transform and inverse transform architecture for MPEG-4 AVC/H.264," in Proc. IEEE Int. Symp. Circuits Syst.ISCAS 2003, pp.800-803, 2003.
[51] R. Kordasiewicz and S. Shirani, "Hardware implementation of the optimized transform and quantization blocks of H.264," in Proc. IEEE Can. Conf.e Elect. Comput. Eng., vol. 2, pp. 943-946, May 2004.
[52] I. Amer, W. Badawy, and G. Jullien, "Hardware prototyping for the H.264 4 4 transforms," in Proc. IEEE Int. Conf. Acoust., Speech, Signal Process., vol. 5, pp. V-77-V-80. May 2004.
[53] Y. W. Huang, T. W. Chen, B. Y. Hsieh, T. C. Wang, T. H. Chang, and L. G. Chen, "Architecture design for deblocking filter in H.264/JVT/AVC," IEEE Int'l Conf. on Multimedia and Expo, 2003.
[54] L. Li, S. Goto, and T. Ikenaga, "An efficient deblocking filter architecture with 2-dimentional parallel memory for H.264/AVC," Asia South Pacific Design Automation Conf, 2005.
[55] V. Venkatraman, S. Krishnan, and N. Ling, "Architecture for deblocking filter in H.264," Picture Coding Symposium, 2004.
[56] C. C. Cheng, and T. S. Chang, "An hardware efficient deblocking filter for H.264/AVC," IEEE Int'l Conf. on Consumer Electronics, pp. 235-236, 2005.
[57] B. Sheng, W. Gao, and D. Wu, "An implemented architecture of deblocking filter for H.264/AVC," IEEE Int'l Conf. on Image Processing, vol. 1, pp. 665-668, 2004.
[58] Yun-Nan Chang; Hsin-Yu Lin, "An Efficient Design of H.264 Inter Interpolator", International Conference on Consumer Electronics, pp: 1 - 2 ,Jan. 2007.
[59] W.-N. Lie et al, "Hardware-efficient computing architecture for motion compensation interpolation in H.264 video coding," in Proc. of 2005 IEEE Int. Symp. on Circuits and Systems, Kobe, Japan, pp.2136-2139, May 2005.
[60] R. Wang et al, "High throughput and low memory access sub-pixel interpolation architecture for H.264/AVC HDTV decoder," IEEE Transactions on Consumer Electronics, vol. 51, pp. 1006-1013, Aug. 2005.
[61] Ming-T.Sun, "VLSI Architecture and Implementation of A High-Speed Entropy Decoder", Proc. ISCAS-91, pp. 200-203, 1991.
[62] Bai-Jue Shieh, Yew-San Lee, Chen-Yi Le, "A New Approach of Group-Based VLC Codec System with Full Table Programmability", IEEE Transactions on CSVT, Volume 11, Issue 2,pp.210-221,Feb 2001.
[63] Xing Qin, Xiaolang Yan, "A memory and speed efficient CAVLC decoder", Visual Communications and Image Processing 2005.
[64] Bin Sheng, Wen Gao, Don Xie, Di Wu, "An Efficient VLSI Architecture of VLD for AVS HDTV Decoder", IEEE Transactions on Consumer Electronics, Volume 52, Issue 2, pp.96 - 701, May 2006.
[65] M. Takahashi, T. Nishikawa, M. Hamada, T. Takayanagi, H. Arakida, N. Machida, H. Yamamoto, T. Fujiyoshi, Y. Ohashi, O. Yamagishi, T. Samata, A. Asano, T. Terazawa, K. Ohmori, Y. Watanabe, H. Nakamura, S. Minami, T. Kuroda, and T. Furuyama, "A 60-MHz 240-mW MPEG-4 videophone LSI with 16-Mb embedded DRAM," IEEE J.Solid-State Circuits, vol. 35, no. 11, pp. 1713-1721, Nov. 2000.
[66] H. Nakayama, T. Yoshitake, H. Komazaki, Y. Watanabe, H. Araki, K. Morioka, J. Li, L. Peilin, S. Lee, H. Kubosawa, and Y. Otobe, "A MPEG-4 video LSI with an error-resilient codec core based on a fast motion estimation algorithm," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, vol. 1, pp. 368-474, Feb. 2002.
[67] E. Jaspers and P.H.N. de With, "Bandwidth reduction for video processing in consumer systems", IEEE Trans. On Consumer Electronics, Vol. 47, No. 4, pp. 885-894, November 2001.
[68] Arnaud Bourge, Joel Jung, "Low-power H.264 video decoder with graceful degradation," Visual Communications and Image Processing. 2004.
[69] P.H.N. de With, P.H. Frencken and M. van der Schaar, "An MPEG decoder with embedded compression for memory reduction", International Conference on Consumer Electronics, Digest of Technical Papers, pp. 60-62, June 1998.
[70] Yanmei Qu, Yun He, "A Simple and Memory Efficient VLSI Architecture of CA-2D-VLC Decoder for AVS," Proc. PCS 2006.
[71] Wu Di; Gao Wen; Hu Mingzeng; Ji Zhenzhou, "An Exp-Golomb encoder and decoder architecture for JVT/AVS," ASIC, 2003. Proceedings. 5th International Conference on Volume 2, pp.910 - 913 Vol.2, 21-24 Oct. 2003.
[72] S.M.Lei. M.R.Sun. K.Ramachandran and S.Palaninj, "VLSI Implementation of an Entropy Coder and [81]Decoder for Advanced TV applications,". Proc. Of ISCAS (New Orleans. USA. 1991). pp.3030-3033.
[73] M.Kovac, Ranganathan. JAGUAR, "A Full Pipelined VLSI Architecture for JPEG image compression Standard," Proc. of the IEEE. 83. 2: pp. 247-258. (1995)
[74] H.C. Chang. L.G Clicn. Y.C. Cliang and S.C. Huang, "A VLSI Architecture Design of VLC Encoder for High Data Rate Videoilinage Coding," Proc. Of ISCAS (Orlando. USA. 1999). pp.398-401