摘要
论文针对目前大规模集成电路设计要求,结合电力电子应用,设计了一个SPWM信号产生系统IP软核,该软核可广泛应用于系统级芯片设计中。
首先,论文通过分析目前集成电路发展现状和PWM技术在电力电子领域的广泛应用,论证了设计全数字三相SPWM信号产生系统IP软核的必要性。
其次,对实现原理和在设计中需要用到的直接数字频率合成技术进行了深入的分析。
再次,按照设计流程,具体实现了该系统。主要步骤包括:系统设计,模块设计,功能仿真。系统设计是基于SPWM的实现算法和设计指标要求,对系统划分模块和对各个模块进行信号连接;模块设计是设计每个模块内部电路结构,并用Verilog语言编写可综合可复用代码;功能仿真使用的工具是CADENCE的NC_Verilog,首先对每个模块进行功能仿真,仿真通过之后,把所有模块代码组合在一起,构成整个系统代码,在外部输入端口加激励,对整个系统进行功能仿真。同时,在这部分还对可复用可综合代码的编写做了比较深入地研究与探讨。
西安理}_人学硕十学位论文
最后,用FPGA对系统进行了功能验证。使用X工L工NX的FI,GA
XC255OPQZOS芯片,经过FPGA的实现流程,把配置文件配置到芯片中。
搭建了一个验证系统,通过单片机来配置初始化寄存器和控制寄存器的
值来控制系统的工作状态,用逻辑分析仪采集输出的信号。功能验证的
结果表唠本设计完全实现了设计所规定的指标。
According to the requirement of the VLSI and the wide application of power electronics, IP soft core of SPWM generation system is designed. And it can be widely applied in system level chip design.
Firstly, the necessity of designing the full digital three-phase SPWM signal generation system is discussed by analyzing the actuality of the IC development and the application of the PWM technology in power electronics.
Secondly, the principle and Direct Digital Frequency Synthesis (DDS) is analyzed deeply.
Thirdly, the whole system is designed according to the design flow. The main process includes following: system design, module design and function stimulation. The whole system is divided into several modules and each module is connected by signals, which based on the arithmetic of SPWM and the requirement of design. The module design is to design inner circuit structure of each module and uses Verilog language to code the synthesizable and reusable code. The functional stimulation uses the NC-Verilog of Cadence. First, each module is simulated. Then, after the right result comes out, the code of each module is assembled to form the code of whole system. Last, the simulation signal is applied on outer port to simulate the whole system. Together, in this part coding the reusable and synthesizable code was deeply discussed.
Lastly, FPGA is used to test the function of the system. The FPGA chip used is
XC2S50PQ208 of Xilinx. The configure file is downloaded into the FPGA chip according to the FPGA design flow. Also a test system is set up, and the work status of the system is controlled by single chip to download the data of initial registers and control registesr. And the logical analyzer is used to sampling the output signals. The results of function test show that the design accomplished the requirements perfectly.
引文
【1】 邓恒,殷波,查晓明,陈允平.一种改进的PWM方法在APF中的应用.电力系统自动化.26(14).2002:52-54
【2】 阮新波,许大宇,严仰光.加钳位二极管的零电压开关PWM三电平直流变换器.电工技术学报.16(6).2001:18—24
【3】 曹保国,么正才.移相PWM控制全桥开关电源.电测与仪表.38(427).2001
【4】 甘学温.回顾与展望MOS集成电路的发展电子科技导报.第6期.1997:7—10
【5】 陆重阳,卢东华,文爱军.IP技术在SOC中的地位及应用.微电子技术.30(4).2002:56-58
【6】 杨刚,杨晞,汪道辉.SOC与芯片设计方法.微机算机信息.19(2),2003
【7】 黄俊,王兆安.电力电子变流技术.北京:机械工业出版社.1999:207—213
【8】 陈国呈.PWM变频调速及软开关电力变换技术.北京:机械工业出版社.2001:24—25
【9】 Daniel Abramovitch, "Phase-Locked Loops: A control Centric Tutorial", in the Proceedings of the 2002 ACC. 2002.
【10】 Reed Jeffrey H, Woerner Brian D, "A Tutorial on Direct Digital Synthesis", the 9th International Symposium on personal, Indoor and Mobile Radio Communications, September 1998.
【11】 Langlois J.M.P, Al-Khalili D, "A Low Power Direct Digital Frequency Synthesizer with 60 dBc Spectral Purity", GLSVLSI'02, New York, USA, April, 2002
【12】 Langlois J.M.P, Al-Khalili D, "ROM size reduction with tow processing cost for direct digital frequency synthesis", Proceedings of the IEEE Pacific Rim Conference on Communications, Computers and Signal processing, August 2001: 287-290.
【13】 Vankka J, "Methods of mapping from phase to sine amplitude in direct digital synthesis", in Proc. 1996 IEEE Int. Frequency Control Symp. 1996: 942-950.
【14】 曾繁泰,李冰,李晓林,EDA工程概论,清华大学出版社,2002:61—68
【15】 林敏,方颖立。VHDL数字系统设计与高层次综合。北京:电子工业出版社,2002:1—10
【16】 Michael Kcating,Reuse methodology manual for system-on-a-chip design. USA. Kluwer Academic Publishers,2000:73—133
【17】 刘明业,蒋敬旗,刁岚松等译,硬件描述语言Verilog(第四版),北京:清华大学出版社,2001
【18】 常晓明,Verilog-HDL实践与应用系统设计。北京:北京航空航天大学出版
社,2003
【19】 张亮,数字电路设计与Verilog HDL。北京:人民邮电出版社,2000
【20】 李芳勤,潘永俊,孙玉蛟。用现场可编程门阵列进行VLSI设计验证。长春邮电学院学报。19(1)2001:42—44
【21】 李光军,孟宪元,可编程ASIC设计及应用,电子科技大学出版社,2000
【22】 徐志军,徐光辉。CPLD/FPGA的开发与应用。北京:电子工业出版社。2002。12—16
【23】 Spartan-Ⅱ 2.5V FPGA Family,xillinx databook,http//www.xilinx.com. 2001
【24】 梁毅,余宁梅,高勇,张如亮.DDS技术在SPWM信号产生系统IP核设计中的应用.固体电子学研究与进展.将发表于2004年第1期