基于DSP并行处理系统的虚拟仪器设计方法的研究
摘要
本文以国家“九五”重点科技攻关项目97-772“自动测试系统与设备技术的研究”为主要研究背景开展的。首先，在深入研究了当前国内外实时数字信号处理技术和VXI虚拟仪器发展技术现状的基础上，提出并实现了一种新的模块化、支持多DSP并行处理的多功能VXI(VMEbus Extensions for Instmmentation)仪器平台VVP(VXI Versatile Plug-in Platform)；其次，提出了在考虑到操作流水线和宏流水线影响下，数据块并行处理策略在基于环网的分布式多DSP系统中的新应用；第三，提出了向共享总线形式的多SHARC(ADSP2106x系列DSP)系统执行“直接宿主机导入”监控程序的新方法；最后提出了利用Petri网和布尔矩阵为主要建模和分析的工具，实现基于消息的多DSP程控仪器主监控程序设计的新方法。
第一章综述部分提出了选题的意义，介绍了实时数字信号处理技术、并行处理技术和VXI虚拟仪器的概念与发展现状，课题提出的背景与主要的研究方向。
第二章在分析了现有VXI多功能仪器和支持多DSP并行处理模块的设计方法的基础上，介绍了VVP平台的基本设计思想，结构特点，具体功能等。VVP仪器采用了加强的基板加若干功能插板的实现形式，可以构建无处理器的基本应用系统，单处理器的典型应用系统直到多处理器的高端应用系统，文中对VXI-VVP接口部分这一共性关键技术的实现方法进行了详细阐述。
第三章首先分析了目前“一模多用”的VXI仪器插板功能子系统实现的一般思路，提出了实现VVP功能子系统多向访问功能的“存储器区地址全透明映射”策略，并结合数字I／O模块的实现过程，描述了基本的和标准的VVP插板应用子系统的基本设计方法。最后分析了基于多SHARC的VVP可扩展并行处理系统的组成方式和结构特点。
第四章先深入分析了多SHARC应用系统中，由多层次流水线控制的并行机制和并行处理性能。提出了在考虑到操作流水线和宏流水线的影响下，数据块并行处理策略在基于环网结构的分布式多SHARC系统中的新应用。文中以FIR和IIR滤波算法为例，对并行块处理策略在多DSP实时数字信号处理应用中的实现方法进行了深入探讨，并对FIR滤波算法进行了验证。
第五章提出了向共享总线的多SHARC系统执行“直接宿主机导入”DSP监控程序的新方法，随后又提出了基于消息的程控仪器主监控程序控制的概念，并以VVP数字I／O模块为例，描述了利用Petri网和布尔矩阵为主要建模和分析的
浙江大学博士学位论文
工具，实现了多DSP程控仪器主监控程序设计的新方法。
第六章提出了符合VXI即插即用规范的VVP虚拟仪器软件系统结构模型，
着重论述了基于WINgx／WINNT软件框架下，己定制功能的VVP典型系统中虚
拟仪器驱动程序、驱动程序功能面板、软面板、知识库文件等软件模块的实现方
法，以及在图形化软件开发平台下设计VVI，应用程序的一般方法。
最后的第七章中总结了本文研究所取得的主要结论，并对进一步的研究工作
进行了展望。
This dissertation is resulted from the national key project "Research on Automatic Measurement System & Equipment Technology". Firstly, a novel VXI platform called VVP (VXI Versatile Plug-in Platform), which supports parallel processing with multiple DSPs, is proposed with exploring the actual technology of real-time DSP (Digital Signal Processing) and VXI virtual instrument in depth. Secondly, the parallel data block-processing scheme for the distributed multi-DSP ring network system is put forward, considering the influences of DSPs' macro pipelines and operating pipelines. Thirdly, a new convenient program booting method for tightly coupled multi-SHARC systems, named Direct Host Booting, is provided. In the end, one original design method of monitoring program for multi-DSP program-controlled instrument is presented in virtue of Petri net and Boolean matrix.
Chapter 1 gives a comprehensive description about the significance of research and the current research status of real-time DSP, parallel processing and VXI virtual instrument technology. The research orientation and architecture of the dissertation are also given.
Chapter 2 elaborates the basic design ideas, architecture and functions of WP platform after analyzing the current implementing formats of VXI multifunctional instrument modules and multi-DSP parallel processing modules. A complete WP instrument consists of one enhanced main board and several plug-in boards, which is suitable for constructing basic instruments (No CPU), typical instruments (A single CPU) and advanced instruments (Multiple DSPs). The main concerns in all WP instruments design, namely the VXI-VVP interface circuit design project, are discussed in details.
Chapter 3 first analyzes the actual implementing formats of multifunctional mono-instruments. Subsequently, the transparent address-mapping scheme for the whole VVP subsystems is illustrated. With the example for WP digital I/O module, this chapter also gives the regular implement means of basic and typical WP instruments. At last, it describes the scalable parallel architecture of advanced WP system based on multiple SHARCs.
Chapter 4 explores the multi-level pipeline-controlled parallel mechanism and parallel performance of multi-SHARC system. Then the parallel data block-
processing scheme for distributed multi-DSP ring network system is introduced in view of DSPs' macro pipelines and operating pipelines. Based on this scheme, the implementation of FIR and IIR digital filter algorithms are dissertated and the FIR algorithm is examined through WP platform.
Chapter 5 provides the Direct Host Booting method for bus-shared multi-SHARC systems in order to ease the booting procedure and improve its efficiency. Then the message-based flow control of main monitoring program in program-controlled instrument is brought forward. With the modeling and analyzing tools of the Petri net and Boolean matrix, the main monitoring program design method of a multi-DSP system is presented with the example of digital I/O WP module.
Chapter 6 illustrates the basic structure and design approaches to WP virtual instrument's software according to the VXI Plug & Play (VPP) specifications. Afterwards, it discusses the design methods for necessary VPP software sections in a function-fixed typical WP instrument under the WIN9x/WINNT VPP framework, such as the instrument driver and its function panel, the soft panel and the knowledge library files, etc. In the end, the application software of a WP virtual instrument implemented on the graphic developing platform is discussed briefly.
The last chapter summarizes the main research conclusions of this dissertation. The prospect of further research work is also projected.
第一章综述部分提出了选题的意义，介绍了实时数字信号处理技术、并行处理技术和VXI虚拟仪器的概念与发展现状，课题提出的背景与主要的研究方向。
第二章在分析了现有VXI多功能仪器和支持多DSP并行处理模块的设计方法的基础上，介绍了VVP平台的基本设计思想，结构特点，具体功能等。VVP仪器采用了加强的基板加若干功能插板的实现形式，可以构建无处理器的基本应用系统，单处理器的典型应用系统直到多处理器的高端应用系统，文中对VXI-VVP接口部分这一共性关键技术的实现方法进行了详细阐述。
第三章首先分析了目前“一模多用”的VXI仪器插板功能子系统实现的一般思路，提出了实现VVP功能子系统多向访问功能的“存储器区地址全透明映射”策略，并结合数字I／O模块的实现过程，描述了基本的和标准的VVP插板应用子系统的基本设计方法。最后分析了基于多SHARC的VVP可扩展并行处理系统的组成方式和结构特点。
第四章先深入分析了多SHARC应用系统中，由多层次流水线控制的并行机制和并行处理性能。提出了在考虑到操作流水线和宏流水线的影响下，数据块并行处理策略在基于环网结构的分布式多SHARC系统中的新应用。文中以FIR和IIR滤波算法为例，对并行块处理策略在多DSP实时数字信号处理应用中的实现方法进行了深入探讨，并对FIR滤波算法进行了验证。
第五章提出了向共享总线的多SHARC系统执行“直接宿主机导入”DSP监控程序的新方法，随后又提出了基于消息的程控仪器主监控程序控制的概念，并以VVP数字I／O模块为例，描述了利用Petri网和布尔矩阵为主要建模和分析的
浙江大学博士学位论文
工具，实现了多DSP程控仪器主监控程序设计的新方法。
第六章提出了符合VXI即插即用规范的VVP虚拟仪器软件系统结构模型，
着重论述了基于WINgx／WINNT软件框架下，己定制功能的VVP典型系统中虚
拟仪器驱动程序、驱动程序功能面板、软面板、知识库文件等软件模块的实现方
法，以及在图形化软件开发平台下设计VVI，应用程序的一般方法。
最后的第七章中总结了本文研究所取得的主要结论，并对进一步的研究工作
进行了展望。
This dissertation is resulted from the national key project "Research on Automatic Measurement System & Equipment Technology". Firstly, a novel VXI platform called VVP (VXI Versatile Plug-in Platform), which supports parallel processing with multiple DSPs, is proposed with exploring the actual technology of real-time DSP (Digital Signal Processing) and VXI virtual instrument in depth. Secondly, the parallel data block-processing scheme for the distributed multi-DSP ring network system is put forward, considering the influences of DSPs' macro pipelines and operating pipelines. Thirdly, a new convenient program booting method for tightly coupled multi-SHARC systems, named Direct Host Booting, is provided. In the end, one original design method of monitoring program for multi-DSP program-controlled instrument is presented in virtue of Petri net and Boolean matrix.
Chapter 1 gives a comprehensive description about the significance of research and the current research status of real-time DSP, parallel processing and VXI virtual instrument technology. The research orientation and architecture of the dissertation are also given.
Chapter 2 elaborates the basic design ideas, architecture and functions of WP platform after analyzing the current implementing formats of VXI multifunctional instrument modules and multi-DSP parallel processing modules. A complete WP instrument consists of one enhanced main board and several plug-in boards, which is suitable for constructing basic instruments (No CPU), typical instruments (A single CPU) and advanced instruments (Multiple DSPs). The main concerns in all WP instruments design, namely the VXI-VVP interface circuit design project, are discussed in details.
Chapter 3 first analyzes the actual implementing formats of multifunctional mono-instruments. Subsequently, the transparent address-mapping scheme for the whole VVP subsystems is illustrated. With the example for WP digital I/O module, this chapter also gives the regular implement means of basic and typical WP instruments. At last, it describes the scalable parallel architecture of advanced WP system based on multiple SHARCs.
Chapter 4 explores the multi-level pipeline-controlled parallel mechanism and parallel performance of multi-SHARC system. Then the parallel data block-
processing scheme for distributed multi-DSP ring network system is introduced in view of DSPs' macro pipelines and operating pipelines. Based on this scheme, the implementation of FIR and IIR digital filter algorithms are dissertated and the FIR algorithm is examined through WP platform.
Chapter 5 provides the Direct Host Booting method for bus-shared multi-SHARC systems in order to ease the booting procedure and improve its efficiency. Then the message-based flow control of main monitoring program in program-controlled instrument is brought forward. With the modeling and analyzing tools of the Petri net and Boolean matrix, the main monitoring program design method of a multi-DSP system is presented with the example of digital I/O WP module.
Chapter 6 illustrates the basic structure and design approaches to WP virtual instrument's software according to the VXI Plug & Play (VPP) specifications. Afterwards, it discusses the design methods for necessary VPP software sections in a function-fixed typical WP instrument under the WIN9x/WINNT VPP framework, such as the instrument driver and its function panel, the soft panel and the knowledge library files, etc. In the end, the application software of a WP virtual instrument implemented on the graphic developing platform is discussed briefly.
The last chapter summarizes the main research conclusions of this dissertation. The prospect of further research work is also projected.
引文
[1] Actel Inc.. Actel FPGA data book [M/CD]. Sunnyvale: Actel Inc., 1999．
[2] A D Stefano, O Mirabella, F Presente. Implementing a DSP-based Petri-net simulation tool [J]. IEEE Micro, 1991 11(2) : 20-23,56-64．
[3] Analog Inc.. ADSP2106x user's guide [M]. Nonvood: Analog Inc., 1997．
[4] Analog Inc.. ADSP21160 SHARC technical specifications [M/CD]. Norwood: Analog Inc., 1999．
[5] Analog Inc. . SHARCPAC module Standard promotes SHARC multiprocessing [S]. Norwood: Analog Inc., 1996-2-22．
[6] A．V奥本海姆．数字信号处理[M]．北京：科学出版社．1981．
[7] A Zergainoh, P Duhamel, J P Vidai. Efficient implementation of composite length fast FIR filtering on the "ADSP-2100" [A]. IEEE International Conf on Acoustics, Speech, and Signal Processing [C], 1994 (3) : 461-464．
[8] B Jeren, S J Shellhammer, M Grosen, et al. SPRINT: A signal processing ring network for high speed applications [A]. IEEE Int. Symposium on Circuits and Systems [C]. Helsinki, 1998: 815-818．
[9] Cadence Inc.. Verilog-XL reference [M/CD]. San Jose: Cadence Inc., 1998．
[10] Carsten Puls. PXI and VXI modular instrumentation in the new millennium [A]. IEEE Systems Readiness Technology Conf [C], 1999: 623-625．
[11] Chimera Collaboration. Extending a monoprocessor real-time system in a multiprocessing environment, DSP-based [A]. Euromicro Conf, Procs of the 24th IEEE [C], 1998(1) : 208-211．
[12] C F M Loureiro, A M L S Morgado, C M B A Correia. Multiprocessor data acquisition system [J]. IEEE Transactions onNuclear Science, 1989 36(5) : 1475-1479．
[13] C H Dick, The scalability of linear filters on hypercube concurrent computers [A]. Conf Record of the 28th Asilomar Conference on Signals, Systems and Computers [C], 1994(2) , 1069-1073．
[14] Cosimo Imperiale . A fast, programmable, stand-alone pulse generator emulating spectroscopy nuclear events [J]. IEEE Trans on Nuclear Science, 1996,43(5) : 2465-2476．
[15] Cypress Inc.. Cypress semiconductor product data book [M/CD]. San Jose: Cypress Inc., 1998．
[16] D A Tacconi, F L Lewis. A new matrix modei for discrete event systems: application to simulation [J]. IEEE Control Systems Magazine, 1997 17(5) : 62-71．
[17] D E Culler,J P Singh，A Gupta．Parallel computer architecture(2nd Ed．)[M]．北京：机械工 业出版社，1999．
[18] D I Moldovan. Parallel processing: from applications to systems [M]. San Mateo: Morgan Kaufmann Publishers, 1993．
[19] D R Avresky. Hardware and software tolerance in parallel computing systems [M]. Toulouse, France: Ellis Horwood, 1992．
[20] Donald E Thomas, Philip R Moorby. The verilog hardware description language (2nd Ed.) [M]. Norwell (Mass): Kluwer Academic Publishers, 1995．
[21] Dowing E M, Zuqiang Fu, Drafz R S. HARP: An open architecture for parallel matrix and signal processing [J]. IEEE Trans. Parallel and Distributed System, 1993,4(10) : 1081-1091．
[22] E A Lee, E Goei, J Bier, et al. A design tool for hardware and software for multiprocessor DSP systems [A]. IEEE International Symposium on Circuits and Systems [C], 1989 (2) : 1407-1410．
[23] F Wurthwein, C Strohman, K Honscheid, et al. A CBLT and MCST capable VME slave interface [J]. IEEE Trans on Nuclear Science, 1997 44(3) : 429-435．
[24] G Bucci. A multi-DSP based instrument on a VXI C-Size module for real-time measurements [J]. IEEE Trans, on Instrumentation and Measurement, 2000,40(4) : 884-889．
[25] G Bucci. The real-time implementation of a model-based measurement technique on a multiprocessor instrument [J]. IEEE Trans, on Instrumentation and Measurement, 1996, 45(1) : 238-243．
[26] G Bucci, C Landi. Low-cost VXI-based front-end for distributed measurement applications [A]. Instrumentation and Measurement Technology Conf, Procs of the 17th IEEE [C], 2000 (3) : 1377-1382．
[27] G Bucci, R Mattolini, E Vicario. Using communicating Petri nets to implement parallel computation in single-tasking operating systems [A]. Procs of Euromicro Workshop on Parallel and Distributed Processing [C], 1993: 481-489．
[28] Kai Hwang．Advanced computer architecture，parallelism scalability programmability [M]．北京：机械工业出版社，1999．
[29] K L Hill, L C Foti, D B Zebe. Real-time signal preprocessor trade-offstudy [A]. Aerospace and Electronics Conf, Procs of the IEEE [C], 1995(1) : 328-335．
[30] H N Singh. VXIbus: a military ATE application [A]. Instrumentation and Measurement Technology Conf, Procs of the 8th IEEE, Conference Record [C], 1991: 13-16．
[31] Hewlett-Packard Academy．VXI 系统集成及应用指南[R]．北京：Hewlett-Packard Academy．1997．
[32] Hewlett-Packard Inc.. Controlling instruments with HP VEE [M]. Palo Alto: Hewlett-Packard Inc., 1998．
[33] Hewlett-Packard Inc.. HP VISA (Version 1． 1) user's guide [M/CD]. Palo Alto: Hewlett-Packard, 1998．
[34] Hewlett-Packard Inc.. Universal instrument drivers [M/CD]. Palo Alto: Hewlett-Packard Inc., 1998．
[35] Hewlett-Packard Inc.. VXIbus compendiumof papers [R]. PaloAlto: Hewlett-Packard Inc., 1998．
[36] H T Kung. Why systolic architecture [J]. Computer, 1982,15(1) : 37-46．
[37] IEEE Computer Society. IEEE Stdll55-1992． VXI-1 Bus system specification, Rev. 1． 4 [S]. NewYork: Institute of IEEE Inc., 1993-9-20．
[38] IEEE Computer Society. IEEE Stdl014-1987． A versatile backplane bus: VMEbus [S]. New York: Institute of IEEE Inc., 1987-9-11．
[39] IEEE Computer Society. IEEE Std754-1985． IEEE Standard for binary floating-point
arithmetic [S]. New York: Institute of IEEE Inc., 1985-8-12．
[40] IEEE Computer Society. IEEE Std854-1987． IEEE Standard for radix-independent floating-point arithmetic [S]. New York: Institute of IEEE Inc., 1987-10-5．
[41] IEEE Computer Society. IEEE Stdl386-2001． IEEE Standard for IEEE Standard for a common mezzanine card (CMC) family [S]. New York: Institute of IEEE Inc., 2001-8-20．
[42] J C Artiges, V Hervier, A Richard. Compact CSC acquisition system: VXI D-size modules with a DSP interface [J]. IEEE Trans on Nuclear Science, 1996,43(3) : 1784-1788．
[43] J H Lee, W H Kwon, H Park, et al. Superior synthesis using Boolean matrix computation [A]. IEEE International Conf on Robotics and Automation [C], 1993: 337-342．
[44] J Ludemann, D Ressing, R Wurth, et al. A SHARC dsp cluster as HERA-B DAQ building block [J]. IEEE Trans, on Nuclear Science, 1997, 44 (3) : 403-406．
[45] J L Pino, S S Bhattacharyya, E A Lee. A hierarchical multiprocessor scheduling system for DSP applications [A]. IEEE Procs of ASILOMAR-29 [C], 1996: 122-126．
[46] J Toussaint, P Fortier. A parallel computer for digital signal processing [A]. IEEE Canadian Conf on Electrical and Computer Engineering [C], 1993 (2) : 870-873．
[47] Kang Jitao, Gao Yadong, Quan Qingquan. The method of developing virtual instrument platform [A]. Procs 2000 International Workshop on Autonomous Decentralized Systems [C], 2000: 64-67．
[48] L Moskowitz. Virtual instruments: the future of ATE is here today [A]. IEEE Systems Readiness Technology Conf Procs [C], 1993: 203-206．
[49] Maxim Inc.. Maximproduct catalog[M/CD], Sunnyvale: Maxim Inc., 2000．
[50] M Fortner, J Green, D Hedin, et al. The VME-based DO muon trigger electronics [J]. IEEE Trans on Nuclear Science, 1991 38(2) : 480-485．
[51] M Nalecz, K Kulpa, A Piatek, et al. Scalable hardware and software architecture for radar signal processing system [A]. Radar 97, Conf. Publ. No. 449, IEE [C], 1997: 720-724．
[52] Motorola Inc.. Motorola semiconductor technical data [M/CD]. Denver: Motorola Inc., 1999．
[53] M Dam, R Dippel, S Erhan, et al. Higher Ievel trigger systems for the HERA-B experiment [J]. IEEE Trans on nuclear sicence, 1998 45(4) : 1787-1792．
[54] M Platzner, B Rinner, R Weiss. A distributed computer architecture for qualitative simulation based on a multi-DSP and FPGAs [A]. , 1995． Procs Euromicro Workshop on Parallel and Distributed Processing [C], 1995: 311-318．
[55] National Instruments Corp.. VXIbus interface sofbvare [M]. Austin: National Instruments Corp., 1997．
[56] National Instruments Corp.. Using VISA Version 1． 0 [M]. Austin: National Instruments Corp., 1997．
[57] P Amoruso, M Caciotta, P Carbone, et al. An implementation of a parallel virtual instrument [A]. IEEE Instrument and Measurement Technology Conf [C]. Ottawa, 1997: 682-685．
[58] Peter M Grant. Signal processing hardware and software [J]. IEEE Signal Processing Magazine, 1996 (1) : 86-88．
[59] Pentek product catalogs [M/CD]. Upper Saddle Riven Penteck Inc., 1998．
[60] R Ducan. Asurvey of parallel computer architectures [J]. Computer, 1990, 23(2) : 5-16．
[61] R I Bahar, E A Frohm, C M Gaona, et al. Algebraic decision diagrams and their applications [A]. Digest of Technical Papers, IEEE/ACM International Conf on Computer-Aided Design [C], 1993: 188-191．
[62] R Meyer, R Reng, K Schwarz. Convolution algorithms on DSP processors [A]. IEEE International Conf on Acoustics, Speech, and Signal Processing [C], 1991 (3) : 2193-2196．
[63] Rodger Hosking. To meet real-time performance in VME systems [J]. Hong Kong: Asian Electronics Engineer. 1998(3) : 114-118．
[64] Ron Wolfe. VXIbus instrumentation-using tomorrow's technology today with existing IEEE-488 instruments and controllers [A]. IEEE International Automatic Testing Conf, Futuretest Symposium Proceedings [C], 1988: 321-324．
[65] RWolfe. VXIplug&play technology introduction [A]. Systems Readiness: Test Technology for the 21st Century, Conference Record [C], 1995: 243-247．
[66] Spectrum Inc.. Spectrum DSP systems catalog [M/CD]. Burnaby: Spectrum Inc., 1998．
[67] S Y Kung. VLSI array processor [M]. Englewood Cliffs: Prentice Hall, 1988．
[68] Synopsys, HDL compiler for verilog reference manual [M/CD]. Mountain View: Synopsys Inc., 1998．
[69] Tektronix Inc.. Tektronix VXI products catalog [M/CD]. Wilsonville: Tektronix Inc., 1996．
[70] Texas Instruments Inc.. TMS320C4x user's guide [M/CD]. Dailas: Texas Instruments Inc., 1997．
[71] Texas Instruments Inc.. TMS320C62/67 technical note [M/CD]. Dailas: Texas Instruments Inc., 1998．
[72] The IVI Foundation Member Companies. The IVI charter document [R]. The IVI Foundation Member Companies, 1998．
[73] Tim Dehne. Trends in test: avision for the 1990s [A]. IEEE Systems Readiness Technology Conf: Improving Systems Effectiveness in the Changing Environment of the '90s, Conference Record [C], 1991: 415-423
[74] T K Pike, G J Christen, K P Forster, et al. OMI building blocks and development for future high performance processing systems in the aerospace and automotive fields: DSP, SMCS and VIRTUOSO [A]. Procs of the Third IEEE International Conf on Electronics, Circuits, and Systems [C], 1996(1) : 610-613．
[75] Tom Sarfi, Paul Dhillon. VXIbus instruments-past, present and future [J]. IEEE Aerospace and Electronics Systems Magazine, 1999 14(6) : 35-37
[76] Tom William. DSP applications are attracting the RTOS manufactures [J]. Electronics Design, 1997(10) : 34-35．
[77] U Buy, R Sloan. A Petri-net-based approach to real-time program analysis [A]. Procs of the Seventh International Workshop on Software Specification and Design [C], 1993: 56-60．
[78] VXIplug&play Systems Alliance. VPP-1: Charter document [S]. 1995-6-21．
[79] VXIplug&play Systems Alliance. VPP-2: System frameworks specification, Rev. 4． 0 [S]. 1996-1-29．
[80] VXIplug&play Systems Alliance. VPP-3． 1: histrument drivers architecture and design specification, Rev. 4． 0 [S]. 1996-2-5．
[81] VXIplug&play Systems Alliance. VPP-3． 2: Instrument drivers functional body specification, Rev 4． 0[S]. 1996-2-2．
[82] VXIplug&pIay Systems Alliance . VPP-3． 3 : Instrument drivers interactive developer interface specification, Rev 2． 0 [S] . 1996-2-2 .
[83] VXIplug&play Systems Alliance. VPP-3． 4: Instrument drivers programmatic developer interface specification, Rev 2． l [S] . 1996-2-2 .
[84] VXIpIug&play Systems Alliance. VPP-4． 1: VISA-1 virtual instrument software architecture main specification [S] . 1994-5-2 .
[85] VXIplug&play Systems Alliance. VPP-4． 3: The VISA library, VXIplug&lay systems alliance, Rev 1． 0 [S]. 1995-12-9．
[86] VXIplug&play Systems Alliance. VPP-5: VXI component knowledge base specification, Rev. 4． 0 [S]. 1996-2-26．
[87] VXIplug&play Systems Alliance. VPP-6: Installation and packaging specification Rev.4． 0 [S]. 1996-2-26．
[88] VXIplug&play Systems Alliance . VPP-7 : Soft front panei specification, Rev 4． 0 [S]. 1996-1-29．
[89] VXIplug&play Systems Alliance . VPP-8 : VXI module/mainframe to receiver interconnection, Rev 2． 0 [S] . 1995-6 .
[90] W D Carew, K J Prince. Windows NT Workstation, the VMEbus, and real-time control [J]. IEEE Control Systems Magazine, 1997 17(4) : 77-88．
[91] Wony. Sung, S K Mitra, B Jeren. An efficient implementation of digital filtering algorithms using a multiprocessor system [A] . IEEE International Symposium on Circuits and Systems [C], 1990(2) : 1426-1429
[92] Wony Sung, S K Mitra, B Jeren. Multiprocessor implementation of digital filter algorithms using a parallel block processing method [J]. IEEE Trans on Parallel and Distributed System, 1992,3(1) : 110-120．
[93] Xilinx Inc. . The program logic device data book [M/CD]. San Jose: Xilinx Inc., 1999．
[94] Yasunori Dohi, Hideki Murakoshi. New Petri net controller for distributed Petri net [A]. Industrial Electronics Society, Procs of the 24th Annual Conf of the IEEE [C], 1998 (1) : 143-148．
[95] Y Cai, T Sekiguchi, H Tanaka, et al. A method for structural analysis of Petri net models [A] . Procs of the International Conf on Industrial Electronics, Control, and Instrumentation [C], 1993(1) : 133-137．
[96] Y Rolain, P Vael, W V Moer. Block oriented instrument software design [A] . Instrumentation and Measurement Technology Conf, Procs of the 16th IEEE [C], 1999 (2) : 678-683．
[97] Y Takeda, Y Dohi, H Murakoshi, et al. Resource management scheme by Petri nets for multiprocessors [A] . Industrial Electronics Society, Procs of the 25th IEEE Annual Conf [C], 1999(2) : 692-697．
[98] Yu Hen Hu, Huangying Tyan. Optimal bipartite multi-processor implementation of recurrent DSP algorithm with fixed communication delay [A]. Conference Record of the 32nd Asilomar Conference on Signals, Systems & Computers [C], 1998 (2) : 1230-1234．
[99] 蔡希尧．多处理机系统的逻辑分析与设计[M]．西安：西北电讯工程学院出版社，1987．
[100] 陈国良．并行算法的设计与分析[M]．北京：高等教育出版社，1994．
[101] 陈光禹．VXI总线测试平台技术[M]．成都 电子科技大学出版社，1996．
[102] 董红斌，杨巨庆．Petri网：概念、分析方法和应用[J]．哈尔滨师范大学自然科学学报，1999，15(5)：59-63．
[103] 范梅生，魏震生，张迎春，译校．在VXI总线系统中使用VME总线插卡[J]．国外电子测量技术，1996(6)：14-16．
[104] 耿晨歌．面向虚拟仪器系统的可视化编程语言研究：[博士学位论文][D]．浙江：浙江大学仪器系，1999．
[105] 龚宇，龚耀寰，顾德仁．并行处理器数字信号处理系统[J]．无线电工程，1996，25(3)：23-27．
[106] 蒋昌俊．离散时间动态系统的PN机理论[M]．北京：科学出版社，2000．
[107] 蒋涛，姚宇明，徐毓良．基于Petri网的并行任务规划器[J]．浙江大学学报(自然科学版)，1996，30(1)：111-121．
[108] “九五”攻关分专题《VXI总线编程数字输入／输出模块》技术资料[R]．浙江大学仪器系“九五”攻关专题组，2000-7．
[109]“九五”攻关分专题《总线同步采样A／D转换数据采集模块》技术资料[R]．浙江大学仪器系“九五”攻关专题组．2000-7．
[110] 李青霞，任焱晞．虚拟仪器综述[J]．现代科学仪器，1999(4)：10-12．
[111] 李晓梅，莫则尧，胡庆丰，等．可扩展并行算法的设计与分析[M]．北京：国防工业出版社，2000．
[112] 励岭．VXI总线近年来的动向[J]．世界产品与技术，2000(7)：66-67．
[113] 林茂六，王丽，付平．VXI总线雷达自动测试系统集成和模块设计范例[M]．哈尔滨：哈尔滨工业大学出版社，2000．
[114] 龙腾，毛二可，岳彦生，等．超高速雷达信号处理技术[J]．电子学报，1999，27(12)：88-91．
[115] 卢业忠．DSP：捎来春天的信号[J]．电子产品世界，2000(5)：17-18．
[116] 马海潮，高梅国，毛二可，等．基于VXI总线模块化的雷达数字信号处理机．北京理工大学学报，1998，18(5)：592-595．
[117] 马海潮，高梅国，毛二可，等．可编程的VXI总线消息基接口芯片设计与实现[J]．系统工程与电子技术，1998(12)：94-97．
[118] 牛夏牧，付平，彭喜源．VXI非标准I／O函数库的VISA标准化方法研究[J]．电子测量与仪器学报，1999，13(4)：46-51．
[119] 潘明海，刘永坦，赵淑清，等．基于ADSP2106x的并行数字信号处理系统[J]．微电子学与计算机，2000(2)：56-60．
[120] 仇小钢，尹宝林．PLC协处理器板的VME总线接口系统[J]．计算机研究与发展，1996，33(5)：389-395．
[121] 邵子立，孙世新，宋杰．基于环网的多DSP系统的并行算法的设计[J]．计算机研究与发展，2000，37(7)：807-812．
[122] 尚勇，吴顺君．一种新德FIR滤波器脉动实现结构[J]．电子学报，2000，28(1)：57-59．
[123] 沈兰荪．实时系统构成技术[M]．合肥：中国科学技术大学出版社，1993．
[124] 沈绪榜．数字信号处理计算机[M]．北京：宇航出版社，1991．
[125] 苏涛，保铮．ISAR成像的多级并行实时实现[J]．西安电子科技大学学报，1999，26(5)：596-599．
[126] 苏涛，吴顺君，廖晓群．高性能数字信号处理器与高速实时信号处理[M]．西安：西安电子科技大学出版社，1999．
[127] 唐闻天．VXI总线模块的发展趋势—多功能模块[J]．电子测试，1998(6)：3-4．
[128] 袁崇义．Petri网原理[M]．北京：电子工业出版社，1998．
[129] 袁方，王凤先．并行处理技术概况[J]．微机发展，1997(4)：8-11．
[130] 袁云良，蒋晓东．数字信号实时处理仪器的研制[J]．仪器仪表学报，1999，20(6)：630-632．
[131] 王宏伟，高梅国，韩月秋．基于VME总线SHARC并行处理系统的设计与实现[J]．北京理工大学学报，2000，20(4)：480-484．
[132] 王昆，王宇，刘尉悦，等．数字式声纳的实时信号处理[J]．电子技术应用，1999(10)：48-51．
[133] 王岳环，汪国有，张天序．一种模块化多DSP实时图像处理系统[J]．华中理工大学学报，2000，28(3)：63-64．
[134] (爱)王小军．乔长阁，等译．VHDL简明教程[M]．北京：清华大学出版社，1997．
[135] 项碧波．使用FPGA实现VME总线接口[J]．声学与电子工程．2000(3)：40-44．
[136] (日)须田信英．曹长修，译．自动控制中的矩阵理论[M]．北京：科学出版社，1979．
[137] 徐甲同，李学干．并行处理技术[M]．西安：西安电子科技大学出版社，1999．
[138] 曾泳泓，成礼智，周敏．数字信号处理的并行算法[M]．长沙：国防科技大学出版社，1999．
[139] 赵永辉，邓樱．VXIplug&aplay仪器驱动器及其在测试系统软件开发中的应用[J]．测试技术学报，1998，12(1)：17-21．
[140] 郑启生．SHARC多机系统雷达处理机设计[J]．信号与数据处理，1999(2)：17-28．
[141] 周泓．虚拟仪器系统软件结构与接口技术的研究：[博士学位论文][D]．杭州：浙江大学仪器系，1999．
[142] 周克宁．运用Petri网理论设计DSP系统的监控程序[J]．自动化仪表，2000，21(4)：10-13，22．
[143] 朱宏辉，佟力．一种实用的虚拟仪器软面板设计技术[J]．自动化与仪器仪表，2000(5)：32-34．
[2] A D Stefano, O Mirabella, F Presente. Implementing a DSP-based Petri-net simulation tool [J]. IEEE Micro, 1991 11(2) : 20-23,56-64．
[3] Analog Inc.. ADSP2106x user's guide [M]. Nonvood: Analog Inc., 1997．
[4] Analog Inc.. ADSP21160 SHARC technical specifications [M/CD]. Norwood: Analog Inc., 1999．
[5] Analog Inc. . SHARCPAC module Standard promotes SHARC multiprocessing [S]. Norwood: Analog Inc., 1996-2-22．
[6] A．V奥本海姆．数字信号处理[M]．北京：科学出版社．1981．
[7] A Zergainoh, P Duhamel, J P Vidai. Efficient implementation of composite length fast FIR filtering on the "ADSP-2100" [A]. IEEE International Conf on Acoustics, Speech, and Signal Processing [C], 1994 (3) : 461-464．
[8] B Jeren, S J Shellhammer, M Grosen, et al. SPRINT: A signal processing ring network for high speed applications [A]. IEEE Int. Symposium on Circuits and Systems [C]. Helsinki, 1998: 815-818．
[9] Cadence Inc.. Verilog-XL reference [M/CD]. San Jose: Cadence Inc., 1998．
[10] Carsten Puls. PXI and VXI modular instrumentation in the new millennium [A]. IEEE Systems Readiness Technology Conf [C], 1999: 623-625．
[11] Chimera Collaboration. Extending a monoprocessor real-time system in a multiprocessing environment, DSP-based [A]. Euromicro Conf, Procs of the 24th IEEE [C], 1998(1) : 208-211．
[12] C F M Loureiro, A M L S Morgado, C M B A Correia. Multiprocessor data acquisition system [J]. IEEE Transactions onNuclear Science, 1989 36(5) : 1475-1479．
[13] C H Dick, The scalability of linear filters on hypercube concurrent computers [A]. Conf Record of the 28th Asilomar Conference on Signals, Systems and Computers [C], 1994(2) , 1069-1073．
[14] Cosimo Imperiale . A fast, programmable, stand-alone pulse generator emulating spectroscopy nuclear events [J]. IEEE Trans on Nuclear Science, 1996,43(5) : 2465-2476．
[15] Cypress Inc.. Cypress semiconductor product data book [M/CD]. San Jose: Cypress Inc., 1998．
[16] D A Tacconi, F L Lewis. A new matrix modei for discrete event systems: application to simulation [J]. IEEE Control Systems Magazine, 1997 17(5) : 62-71．
[17] D E Culler,J P Singh，A Gupta．Parallel computer architecture(2nd Ed．)[M]．北京：机械工 业出版社，1999．
[18] D I Moldovan. Parallel processing: from applications to systems [M]. San Mateo: Morgan Kaufmann Publishers, 1993．
[19] D R Avresky. Hardware and software tolerance in parallel computing systems [M]. Toulouse, France: Ellis Horwood, 1992．
[20] Donald E Thomas, Philip R Moorby. The verilog hardware description language (2nd Ed.) [M]. Norwell (Mass): Kluwer Academic Publishers, 1995．
[21] Dowing E M, Zuqiang Fu, Drafz R S. HARP: An open architecture for parallel matrix and signal processing [J]. IEEE Trans. Parallel and Distributed System, 1993,4(10) : 1081-1091．
[22] E A Lee, E Goei, J Bier, et al. A design tool for hardware and software for multiprocessor DSP systems [A]. IEEE International Symposium on Circuits and Systems [C], 1989 (2) : 1407-1410．
[23] F Wurthwein, C Strohman, K Honscheid, et al. A CBLT and MCST capable VME slave interface [J]. IEEE Trans on Nuclear Science, 1997 44(3) : 429-435．
[24] G Bucci. A multi-DSP based instrument on a VXI C-Size module for real-time measurements [J]. IEEE Trans, on Instrumentation and Measurement, 2000,40(4) : 884-889．
[25] G Bucci. The real-time implementation of a model-based measurement technique on a multiprocessor instrument [J]. IEEE Trans, on Instrumentation and Measurement, 1996, 45(1) : 238-243．
[26] G Bucci, C Landi. Low-cost VXI-based front-end for distributed measurement applications [A]. Instrumentation and Measurement Technology Conf, Procs of the 17th IEEE [C], 2000 (3) : 1377-1382．
[27] G Bucci, R Mattolini, E Vicario. Using communicating Petri nets to implement parallel computation in single-tasking operating systems [A]. Procs of Euromicro Workshop on Parallel and Distributed Processing [C], 1993: 481-489．
[28] Kai Hwang．Advanced computer architecture，parallelism scalability programmability [M]．北京：机械工业出版社，1999．
[29] K L Hill, L C Foti, D B Zebe. Real-time signal preprocessor trade-offstudy [A]. Aerospace and Electronics Conf, Procs of the IEEE [C], 1995(1) : 328-335．
[30] H N Singh. VXIbus: a military ATE application [A]. Instrumentation and Measurement Technology Conf, Procs of the 8th IEEE, Conference Record [C], 1991: 13-16．
[31] Hewlett-Packard Academy．VXI 系统集成及应用指南[R]．北京：Hewlett-Packard Academy．1997．
[32] Hewlett-Packard Inc.. Controlling instruments with HP VEE [M]. Palo Alto: Hewlett-Packard Inc., 1998．
[33] Hewlett-Packard Inc.. HP VISA (Version 1． 1) user's guide [M/CD]. Palo Alto: Hewlett-Packard, 1998．
[34] Hewlett-Packard Inc.. Universal instrument drivers [M/CD]. Palo Alto: Hewlett-Packard Inc., 1998．
[35] Hewlett-Packard Inc.. VXIbus compendiumof papers [R]. PaloAlto: Hewlett-Packard Inc., 1998．
[36] H T Kung. Why systolic architecture [J]. Computer, 1982,15(1) : 37-46．
[37] IEEE Computer Society. IEEE Stdll55-1992． VXI-1 Bus system specification, Rev. 1． 4 [S]. NewYork: Institute of IEEE Inc., 1993-9-20．
[38] IEEE Computer Society. IEEE Stdl014-1987． A versatile backplane bus: VMEbus [S]. New York: Institute of IEEE Inc., 1987-9-11．
[39] IEEE Computer Society. IEEE Std754-1985． IEEE Standard for binary floating-point
arithmetic [S]. New York: Institute of IEEE Inc., 1985-8-12．
[40] IEEE Computer Society. IEEE Std854-1987． IEEE Standard for radix-independent floating-point arithmetic [S]. New York: Institute of IEEE Inc., 1987-10-5．
[41] IEEE Computer Society. IEEE Stdl386-2001． IEEE Standard for IEEE Standard for a common mezzanine card (CMC) family [S]. New York: Institute of IEEE Inc., 2001-8-20．
[42] J C Artiges, V Hervier, A Richard. Compact CSC acquisition system: VXI D-size modules with a DSP interface [J]. IEEE Trans on Nuclear Science, 1996,43(3) : 1784-1788．
[43] J H Lee, W H Kwon, H Park, et al. Superior synthesis using Boolean matrix computation [A]. IEEE International Conf on Robotics and Automation [C], 1993: 337-342．
[44] J Ludemann, D Ressing, R Wurth, et al. A SHARC dsp cluster as HERA-B DAQ building block [J]. IEEE Trans, on Nuclear Science, 1997, 44 (3) : 403-406．
[45] J L Pino, S S Bhattacharyya, E A Lee. A hierarchical multiprocessor scheduling system for DSP applications [A]. IEEE Procs of ASILOMAR-29 [C], 1996: 122-126．
[46] J Toussaint, P Fortier. A parallel computer for digital signal processing [A]. IEEE Canadian Conf on Electrical and Computer Engineering [C], 1993 (2) : 870-873．
[47] Kang Jitao, Gao Yadong, Quan Qingquan. The method of developing virtual instrument platform [A]. Procs 2000 International Workshop on Autonomous Decentralized Systems [C], 2000: 64-67．
[48] L Moskowitz. Virtual instruments: the future of ATE is here today [A]. IEEE Systems Readiness Technology Conf Procs [C], 1993: 203-206．
[49] Maxim Inc.. Maximproduct catalog[M/CD], Sunnyvale: Maxim Inc., 2000．
[50] M Fortner, J Green, D Hedin, et al. The VME-based DO muon trigger electronics [J]. IEEE Trans on Nuclear Science, 1991 38(2) : 480-485．
[51] M Nalecz, K Kulpa, A Piatek, et al. Scalable hardware and software architecture for radar signal processing system [A]. Radar 97, Conf. Publ. No. 449, IEE [C], 1997: 720-724．
[52] Motorola Inc.. Motorola semiconductor technical data [M/CD]. Denver: Motorola Inc., 1999．
[53] M Dam, R Dippel, S Erhan, et al. Higher Ievel trigger systems for the HERA-B experiment [J]. IEEE Trans on nuclear sicence, 1998 45(4) : 1787-1792．
[54] M Platzner, B Rinner, R Weiss. A distributed computer architecture for qualitative simulation based on a multi-DSP and FPGAs [A]. , 1995． Procs Euromicro Workshop on Parallel and Distributed Processing [C], 1995: 311-318．
[55] National Instruments Corp.. VXIbus interface sofbvare [M]. Austin: National Instruments Corp., 1997．
[56] National Instruments Corp.. Using VISA Version 1． 0 [M]. Austin: National Instruments Corp., 1997．
[57] P Amoruso, M Caciotta, P Carbone, et al. An implementation of a parallel virtual instrument [A]. IEEE Instrument and Measurement Technology Conf [C]. Ottawa, 1997: 682-685．
[58] Peter M Grant. Signal processing hardware and software [J]. IEEE Signal Processing Magazine, 1996 (1) : 86-88．
[59] Pentek product catalogs [M/CD]. Upper Saddle Riven Penteck Inc., 1998．
[60] R Ducan. Asurvey of parallel computer architectures [J]. Computer, 1990, 23(2) : 5-16．
[61] R I Bahar, E A Frohm, C M Gaona, et al. Algebraic decision diagrams and their applications [A]. Digest of Technical Papers, IEEE/ACM International Conf on Computer-Aided Design [C], 1993: 188-191．
[62] R Meyer, R Reng, K Schwarz. Convolution algorithms on DSP processors [A]. IEEE International Conf on Acoustics, Speech, and Signal Processing [C], 1991 (3) : 2193-2196．
[63] Rodger Hosking. To meet real-time performance in VME systems [J]. Hong Kong: Asian Electronics Engineer. 1998(3) : 114-118．
[64] Ron Wolfe. VXIbus instrumentation-using tomorrow's technology today with existing IEEE-488 instruments and controllers [A]. IEEE International Automatic Testing Conf, Futuretest Symposium Proceedings [C], 1988: 321-324．
[65] RWolfe. VXIplug&play technology introduction [A]. Systems Readiness: Test Technology for the 21st Century, Conference Record [C], 1995: 243-247．
[66] Spectrum Inc.. Spectrum DSP systems catalog [M/CD]. Burnaby: Spectrum Inc., 1998．
[67] S Y Kung. VLSI array processor [M]. Englewood Cliffs: Prentice Hall, 1988．
[68] Synopsys, HDL compiler for verilog reference manual [M/CD]. Mountain View: Synopsys Inc., 1998．
[69] Tektronix Inc.. Tektronix VXI products catalog [M/CD]. Wilsonville: Tektronix Inc., 1996．
[70] Texas Instruments Inc.. TMS320C4x user's guide [M/CD]. Dailas: Texas Instruments Inc., 1997．
[71] Texas Instruments Inc.. TMS320C62/67 technical note [M/CD]. Dailas: Texas Instruments Inc., 1998．
[72] The IVI Foundation Member Companies. The IVI charter document [R]. The IVI Foundation Member Companies, 1998．
[73] Tim Dehne. Trends in test: avision for the 1990s [A]. IEEE Systems Readiness Technology Conf: Improving Systems Effectiveness in the Changing Environment of the '90s, Conference Record [C], 1991: 415-423
[74] T K Pike, G J Christen, K P Forster, et al. OMI building blocks and development for future high performance processing systems in the aerospace and automotive fields: DSP, SMCS and VIRTUOSO [A]. Procs of the Third IEEE International Conf on Electronics, Circuits, and Systems [C], 1996(1) : 610-613．
[75] Tom Sarfi, Paul Dhillon. VXIbus instruments-past, present and future [J]. IEEE Aerospace and Electronics Systems Magazine, 1999 14(6) : 35-37
[76] Tom William. DSP applications are attracting the RTOS manufactures [J]. Electronics Design, 1997(10) : 34-35．
[77] U Buy, R Sloan. A Petri-net-based approach to real-time program analysis [A]. Procs of the Seventh International Workshop on Software Specification and Design [C], 1993: 56-60．
[78] VXIplug&play Systems Alliance. VPP-1: Charter document [S]. 1995-6-21．
[79] VXIplug&play Systems Alliance. VPP-2: System frameworks specification, Rev. 4． 0 [S]. 1996-1-29．
[80] VXIplug&play Systems Alliance. VPP-3． 1: histrument drivers architecture and design specification, Rev. 4． 0 [S]. 1996-2-5．
[81] VXIplug&play Systems Alliance. VPP-3． 2: Instrument drivers functional body specification, Rev 4． 0[S]. 1996-2-2．
[82] VXIplug&pIay Systems Alliance . VPP-3． 3 : Instrument drivers interactive developer interface specification, Rev 2． 0 [S] . 1996-2-2 .
[83] VXIplug&play Systems Alliance. VPP-3． 4: Instrument drivers programmatic developer interface specification, Rev 2． l [S] . 1996-2-2 .
[84] VXIpIug&play Systems Alliance. VPP-4． 1: VISA-1 virtual instrument software architecture main specification [S] . 1994-5-2 .
[85] VXIplug&play Systems Alliance. VPP-4． 3: The VISA library, VXIplug&lay systems alliance, Rev 1． 0 [S]. 1995-12-9．
[86] VXIplug&play Systems Alliance. VPP-5: VXI component knowledge base specification, Rev. 4． 0 [S]. 1996-2-26．
[87] VXIplug&play Systems Alliance. VPP-6: Installation and packaging specification Rev.4． 0 [S]. 1996-2-26．
[88] VXIplug&play Systems Alliance . VPP-7 : Soft front panei specification, Rev 4． 0 [S]. 1996-1-29．
[89] VXIplug&play Systems Alliance . VPP-8 : VXI module/mainframe to receiver interconnection, Rev 2． 0 [S] . 1995-6 .
[90] W D Carew, K J Prince. Windows NT Workstation, the VMEbus, and real-time control [J]. IEEE Control Systems Magazine, 1997 17(4) : 77-88．
[91] Wony. Sung, S K Mitra, B Jeren. An efficient implementation of digital filtering algorithms using a multiprocessor system [A] . IEEE International Symposium on Circuits and Systems [C], 1990(2) : 1426-1429
[92] Wony Sung, S K Mitra, B Jeren. Multiprocessor implementation of digital filter algorithms using a parallel block processing method [J]. IEEE Trans on Parallel and Distributed System, 1992,3(1) : 110-120．
[93] Xilinx Inc. . The program logic device data book [M/CD]. San Jose: Xilinx Inc., 1999．
[94] Yasunori Dohi, Hideki Murakoshi. New Petri net controller for distributed Petri net [A]. Industrial Electronics Society, Procs of the 24th Annual Conf of the IEEE [C], 1998 (1) : 143-148．
[95] Y Cai, T Sekiguchi, H Tanaka, et al. A method for structural analysis of Petri net models [A] . Procs of the International Conf on Industrial Electronics, Control, and Instrumentation [C], 1993(1) : 133-137．
[96] Y Rolain, P Vael, W V Moer. Block oriented instrument software design [A] . Instrumentation and Measurement Technology Conf, Procs of the 16th IEEE [C], 1999 (2) : 678-683．
[97] Y Takeda, Y Dohi, H Murakoshi, et al. Resource management scheme by Petri nets for multiprocessors [A] . Industrial Electronics Society, Procs of the 25th IEEE Annual Conf [C], 1999(2) : 692-697．
[98] Yu Hen Hu, Huangying Tyan. Optimal bipartite multi-processor implementation of recurrent DSP algorithm with fixed communication delay [A]. Conference Record of the 32nd Asilomar Conference on Signals, Systems & Computers [C], 1998 (2) : 1230-1234．
[99] 蔡希尧．多处理机系统的逻辑分析与设计[M]．西安：西北电讯工程学院出版社，1987．
[100] 陈国良．并行算法的设计与分析[M]．北京：高等教育出版社，1994．
[101] 陈光禹．VXI总线测试平台技术[M]．成都 电子科技大学出版社，1996．
[102] 董红斌，杨巨庆．Petri网：概念、分析方法和应用[J]．哈尔滨师范大学自然科学学报，1999，15(5)：59-63．
[103] 范梅生，魏震生，张迎春，译校．在VXI总线系统中使用VME总线插卡[J]．国外电子测量技术，1996(6)：14-16．
[104] 耿晨歌．面向虚拟仪器系统的可视化编程语言研究：[博士学位论文][D]．浙江：浙江大学仪器系，1999．
[105] 龚宇，龚耀寰，顾德仁．并行处理器数字信号处理系统[J]．无线电工程，1996，25(3)：23-27．
[106] 蒋昌俊．离散时间动态系统的PN机理论[M]．北京：科学出版社，2000．
[107] 蒋涛，姚宇明，徐毓良．基于Petri网的并行任务规划器[J]．浙江大学学报(自然科学版)，1996，30(1)：111-121．
[108] “九五”攻关分专题《VXI总线编程数字输入／输出模块》技术资料[R]．浙江大学仪器系“九五”攻关专题组，2000-7．
[109]“九五”攻关分专题《总线同步采样A／D转换数据采集模块》技术资料[R]．浙江大学仪器系“九五”攻关专题组．2000-7．
[110] 李青霞，任焱晞．虚拟仪器综述[J]．现代科学仪器，1999(4)：10-12．
[111] 李晓梅，莫则尧，胡庆丰，等．可扩展并行算法的设计与分析[M]．北京：国防工业出版社，2000．
[112] 励岭．VXI总线近年来的动向[J]．世界产品与技术，2000(7)：66-67．
[113] 林茂六，王丽，付平．VXI总线雷达自动测试系统集成和模块设计范例[M]．哈尔滨：哈尔滨工业大学出版社，2000．
[114] 龙腾，毛二可，岳彦生，等．超高速雷达信号处理技术[J]．电子学报，1999，27(12)：88-91．
[115] 卢业忠．DSP：捎来春天的信号[J]．电子产品世界，2000(5)：17-18．
[116] 马海潮，高梅国，毛二可，等．基于VXI总线模块化的雷达数字信号处理机．北京理工大学学报，1998，18(5)：592-595．
[117] 马海潮，高梅国，毛二可，等．可编程的VXI总线消息基接口芯片设计与实现[J]．系统工程与电子技术，1998(12)：94-97．
[118] 牛夏牧，付平，彭喜源．VXI非标准I／O函数库的VISA标准化方法研究[J]．电子测量与仪器学报，1999，13(4)：46-51．
[119] 潘明海，刘永坦，赵淑清，等．基于ADSP2106x的并行数字信号处理系统[J]．微电子学与计算机，2000(2)：56-60．
[120] 仇小钢，尹宝林．PLC协处理器板的VME总线接口系统[J]．计算机研究与发展，1996，33(5)：389-395．
[121] 邵子立，孙世新，宋杰．基于环网的多DSP系统的并行算法的设计[J]．计算机研究与发展，2000，37(7)：807-812．
[122] 尚勇，吴顺君．一种新德FIR滤波器脉动实现结构[J]．电子学报，2000，28(1)：57-59．
[123] 沈兰荪．实时系统构成技术[M]．合肥：中国科学技术大学出版社，1993．
[124] 沈绪榜．数字信号处理计算机[M]．北京：宇航出版社，1991．
[125] 苏涛，保铮．ISAR成像的多级并行实时实现[J]．西安电子科技大学学报，1999，26(5)：596-599．
[126] 苏涛，吴顺君，廖晓群．高性能数字信号处理器与高速实时信号处理[M]．西安：西安电子科技大学出版社，1999．
[127] 唐闻天．VXI总线模块的发展趋势—多功能模块[J]．电子测试，1998(6)：3-4．
[128] 袁崇义．Petri网原理[M]．北京：电子工业出版社，1998．
[129] 袁方，王凤先．并行处理技术概况[J]．微机发展，1997(4)：8-11．
[130] 袁云良，蒋晓东．数字信号实时处理仪器的研制[J]．仪器仪表学报，1999，20(6)：630-632．
[131] 王宏伟，高梅国，韩月秋．基于VME总线SHARC并行处理系统的设计与实现[J]．北京理工大学学报，2000，20(4)：480-484．
[132] 王昆，王宇，刘尉悦，等．数字式声纳的实时信号处理[J]．电子技术应用，1999(10)：48-51．
[133] 王岳环，汪国有，张天序．一种模块化多DSP实时图像处理系统[J]．华中理工大学学报，2000，28(3)：63-64．
[134] (爱)王小军．乔长阁，等译．VHDL简明教程[M]．北京：清华大学出版社，1997．
[135] 项碧波．使用FPGA实现VME总线接口[J]．声学与电子工程．2000(3)：40-44．
[136] (日)须田信英．曹长修，译．自动控制中的矩阵理论[M]．北京：科学出版社，1979．
[137] 徐甲同，李学干．并行处理技术[M]．西安：西安电子科技大学出版社，1999．
[138] 曾泳泓，成礼智，周敏．数字信号处理的并行算法[M]．长沙：国防科技大学出版社，1999．
[139] 赵永辉，邓樱．VXIplug&aplay仪器驱动器及其在测试系统软件开发中的应用[J]．测试技术学报，1998，12(1)：17-21．
[140] 郑启生．SHARC多机系统雷达处理机设计[J]．信号与数据处理，1999(2)：17-28．
[141] 周泓．虚拟仪器系统软件结构与接口技术的研究：[博士学位论文][D]．杭州：浙江大学仪器系，1999．
[142] 周克宁．运用Petri网理论设计DSP系统的监控程序[J]．自动化仪表，2000，21(4)：10-13，22．
[143] 朱宏辉，佟力．一种实用的虚拟仪器软面板设计技术[J]．自动化与仪器仪表，2000(5)：32-34．