PCI-to-PCI桥IP核设计与实现
详细信息    本馆镜像全文|  推荐本文 |  |   获取CNKI官网全文
摘要
PCI(Peripheral Component Interconnect)总线是一种高性能,并被广泛使用的计算机局部总线,其接口电路已经成为各种计算机系统很重要的功能模块电路。但受制于PCI总线电气特性的约束,在一条PCI总线上,如果连接过多的PCI设备,系统性能会变得很低甚至不能正常工作。而在很多系统应用中需要对PCI总线进行扩展以增加系统中PCI总线的数量,从而能够支持更多的PCI设备以提升系统的系能,这就需要PCI-to-PCI桥。
     随着可编程逻辑器件的发展,在一片PLD芯片内实现复杂的逻辑控制成为现实。可编程逻辑器件(如FPGA)具有开发周期短,开发成本低,灵活性高,可重复编程等特点,在嵌入式系统设计中应用日趋广泛。使用可编程逻辑器件来实现PCI接口,其优点在于灵活的可编程性,可以依据需求进行功能最优化,实现紧凑的系统设计,从而大大降低了产品的成本。
     本文主要研究PCI-to-PCI透明桥IP核的设计与实现。根据项目需求,在综合比较开发PCI-to-PCI桥的几种方法的基础上,选择了使用FPGA来进行PCI-to-PCI桥设计,用Verilog语言对FPGA编程,采用模块化的设计方法进行设计,用状态机来控制PCI逻辑的时序。
     在桥的仿真验证中,对已有的仿真平台做了改进,并编写了测试向量,对PCI-to-PCI桥做了全面的仿真;为对PCI-to-PCI桥做片上测试工作,自行设计了PCI桥的测试板卡,并在PMON、Linux和vxWorks下分别对其进行测试,测试结果表明,PCI-to-PCI桥在功能和性能均满足项目需求。
     本论文的主要工作和取得的成果包括以下几个方面。
     1.提出了一种PCI-to-PCI透明桥的整体设计方案,设计实现了一个满足PCI-to-PCI桥规范的PCI-to-PCI桥IP核;
     2.采用多状态机协同处理的方式,并制定了内部状态机通信的协议,设计中还包含了异常情况下状态机的软着陆、缓冲区等设计技巧,这些设计技巧对其他大型接口电路的设计有直接的借鉴意义;
     3.设计了一个高效的仲裁器,次级总线支持8个PCI主设备。
     4.对现有的仿真平台加以研究并改进,实现了仿真的自动化,在EDA软件层次上保证了PCI-to-PCI桥功能的正确性;
     5.搭建PCI-to-PCI桥的验证平台,并在“基于龙芯SOC的嵌入式计算平台”上进行了功能和性能验证。
PCI(Peripheral Component Interconnect) Local Bus which is used widely today is one of the high performance local buses in computer system.Its interface has become the very important circuit module in most computer systems.However,it is subject to the PCI bus electrical characteristics,if too many PCI devices connect to one PCI bus,the system will have a very low performance or even can not work properly.In many system applications,we need to expand the PCI bus system in order to increase the number of PCI buses and thus can be able to support more PCI devices and promote performance of the existing system,which requires PCI-to-PCI Bridge.
     With the development of programmable logic devices,it's possible to achieve complex logic control in one PLD chip.Programmable logic devices,such as FPGA,have many excellent features such as short development cycle,low cost,flexibility,and re-programmability.Their application in embedded system design is becoming more and more popular today.The virtues of flexible programmability,function optimization based on demand,compact system design and substantial cost saving can be achieved by utilizing programmable devices when designing PCI interfaces.
     This thesis designs and implements a PCI-to-PCI transparent bridge IP core.Based on the needs of the project,we choose FPGA for PCI-to-PCI bridge design by comparing several methods of developing PCI-to-PCI bridge.Programing FPGA by Verilog language,dividing PCI-to-PCI bridge into sub-modules and introducing state machine to control PCI timing logic.
     Based on the current simulation platform,we improve it and prepare the test vectors for PCI-to-PCI bridge to do a comprehensive simulation;for PCI-to-PCI bridge IP core's test on chip,design a PCI bridge board and test its function and performance in PMON,Linux and vx Works respectively.The results show that PCI-to-PCI bridge IP core has met the needs of projects both in functionality and performance.
     The main work and achievements are as follows.
     1.Give a PCI-to-PCI transparent bridge overall design scheme,and implement a PCI-to-PCI IP core compliant with PCI-to-PCI Bridge Architecture Specification and PCI Local Bus Specification.
     2.Introducing a method of multi-state machines' cooperative work,and developing an internal communication protocol between state machines.The design also includes techniques of state machines's soft landing under unusual condition,the buffer design,all these can be used in other large-scale design of the interface circuit directly.
     3.Design a effcient arbiter in PCI-to-PCI bridge which can support 8 master devices on secondary bus.
     4.Improving the existing simulation platform to achieve automation simulation,ensuring correct function of PCI-to-PCI bridge in software level.
     5.Design a PCI-to-PCI bridge test platform,and verifying its function and performance in the "Embedded computing platform based on Godson SOC".
引文
[1]PCISIG.PCI Local Bus Specification,Revision2.2.December 18,1998
    [2]PCISIG.PCI-to-PCI Bridge Architecture Specification,Revisionl.1.December 18,1998
    [3]Tom Shanley,Don Anderson.PCI System Architecture,Forth Edition.Addison-Wesley Development Press,1996
    [4]Edward Solad,George Willse.PCI&PCI-X Hardware and Software Architecture and Design,Fifth Edition.PHEI,2003
    [5]Marios G.Scottis,Marwan Krunz,Max M.-K Liu.Enhancing the PCI Bus to Support Real-Tune Streams.Performance,Computeing and Communication Conference,IPCCC.IEEE,1999
    [6]Xu Ningyi,Li Shaohua,Yu Wei,He Guanghui,Zhang Hao,Luo Fei,Zhou Zucheng.The Design and Implementation of a DVB Receiving Chip with PCI Interface.Design Automation Conference,Proceeding of the ASP-DAC 2005,Asia and South Pacific
    [7]Zhang Ghunhua,Shen Changli.Non-Transparent PCI-to-PCI Bridge Based on Vedlog and FPGA.Communications,Circuits and Systems Proceedings.IEEE,2006
    [8]Ehud Finkelstein,Shlomo Weiss.PCI interface implementation using CPLD and FPGA devices.Electrotechnical Conference,9th Mediterranean.IEEE,1998
    [9]Antonyuk M,Lobur M.Problems of synchronization of the PCI devices for the embedded system in the real time.Perspective Technologies and Methods in MEMS Design,IEEE,2006
    [10]Harnyasu Hayasaka,Hiroaki Haramiishi,Naohiko Shimizu.The Design of PCI Bus Interface.Design Automation Conference.IEEE,2003
    [11]Joseph Haber.Using a commercial PCI IP core in space flight avionics:lessons learned.Digital Avionics Systems Conference.IEEE,2003
    [12]李贵山,戚德虎.PCI局部总线开发者指南.西安电子科技大学出版社,2001
    [13]孙彪、赵玉连.微机总线与接口技术.电子科技大学出版社,1998年6月
    [14]Brandly K,Fawcett.Design PCI Bus Interface with Programmable Logic.ASIC Conference and Exhibit,Proceedings of the Eighth Annual IEEE International 1995
    [15]Karim Oumalou,Ali Habibi,Sofiene Tahar.Design for Verificiation of a PCI Bus in SystemC.System-on-Chip Proceedings,IEEE,2004
    [16]Intel Inc.21154 Transparent PCI-to-PCI Bridge datasheet,2004,http://www.intel.com/design/bridge/datashts/278108.htm
    [17]Eureka Technology Inc.EP440 PCI-to-PCI Bridge,2007,http://www.eurekatech.com/products/pci/ep440.htm
    [18]PCISIG.http://www.pcisig.org
    [19]宁佐林,邱智亮.PCI桥接IP Core的Verilog HDL实现.电子科技,2006年第4期
    [20]刘红,李勃,常青,吴鑫山.基于IP核的PCI总线接口设计与实现.电子技术应用,2006年第6期
    [21]王成文,王沛奇.基于FPGA的PCI接口控制器状态机的分析.临沂师范学院学报,2003年6月第3期
    [22]买鹏.星载计算机容错和重构技术研究.硕士论文,中国科学院计算技术研究所,2008
    [23]Jan M.Rabaey,Anantha Chandrakasan,Borivoje Nikolic.Digital Integrated Circuits:A Design Perspective,second eition.Prentice Hall PTR,2003
    [24]方湘燕,韩威.PCI总线扩展桥芯片的设计与实现.船舶电子工程,2006年第5期
    [25]宋克柱,张凌云,杨小军,王砚方.PCI-to-PCI桥及其应用设计.计算机应用,电子技术,2002年第3期
    [26]沈海滨,潘国振,何乐年,严晓浪.PCI Bridge智权芯片(IP)的设计研究.电路与系统学报,2003年第6期
    [27]孙方,代作晓,华建文,窦秀明.基于CPLD/FPGA的PCI仲裁器实现.科学技术与工程,2006年第22期
    [28]马玉英,马义得.PCI总线传输的终止方式探析.青海大学学报(自然科学版),2005年第4期
    [29]Wang Zhonghai,Ye Yizheng,Wang Jinxiang,Yu Mingyan.Designing AHB/PCI bridge.ASIC,2001,Prodeedings.4th International Conference on 23-25 Oct.2001 Page(s):578-580
    [30]LING Qua-fang,SHEN Hai-bin,PAN Guo-zhen.YAN Xiao-lang:Design and Verification of a SoC-Based High Performance PCI Bridge.ASIC Proceedings.5th International Conference on.IEEE,2003
    [31]AI Chame.PCI Bus In High Speed I/O Systems Applications.Aerospace Conference,IEEE,1998,Volume 4,Page(s):505-514
    [32]Xilinx Inc.VLrtex-Ⅱ Complete Data Sheet and Virtex-Ⅱ Platform FPGA User Guide,2007.
    [33]Chris Brueggen,Hardy J.Pottinger.A Novel FPGA-based Master/Slave PCI Interface Core.Circuits and System,Proceedings of the 43rd IEEE Midwest Symposium on.IEEE,2000
    [34]David Mayhew,Venkata Krishnan.PCI Experess and Advanced Switching:Evolutionary Path to Building Next Generation Interconnects.High Performance Interconnects,2003.Proceedings 11th Symposium on.20-22 Aug,Page(s):21-29
    [35]Wieslaw lwanski,Stanfan Haas,Markus Joos.A PCI Interface with four 2 Gbit/s Serial Optical Links.Nuclear Science Symposium Conference Record.IEEE,2004
    [36]Shlomo Weiss,Ehud Finkelstein.Extending PCI Performance Beyond the Desktop.Computer.IEEE,1999
    [37]Qiu Daqing,Hu Bing,Li Dandan.Design of SDRAM Controller in High-Speed Data Acquisition Based on PCI Bus.Electronic Measurement and Instruments,ICEMI'07.8th International Conference on.IEEE,2007
    [38]常晓涛,张明明,张志敏,韩银和.应用于片上系统中的低功耗IP核设计的自适应门控时钟技术.计算机学报,2007年第5期
    [39]James R.Armstrong,E Gail Gray.VHDL Design:Representation and Synthesis,Second Edition.Prentice Hall PTR,April 2002.
    [40]怯肇乾.简易通用型PCI接口的VHDL-CPLD设计.国外电子元器件,2004年第11期
    [41]石晓郁.基于VHDL的FPGA技术的PCI总线接口设计.航空兵器,2006年第4期
    [42]王阳元.21世纪的硅微电子学,清华大学出版社.2000年8月

© 2004-2018 中国地质图书馆版权所有 京ICP备05064691号 京公网安备11010802017129号

地址:北京市海淀区学院路29号 邮编:100083

电话:办公室:(+86 10)66554848;文献借阅、咨询服务、科技查新:66554700