集成开关电流电路测试技术研究
|
摘要
开关电流(Switched Current, SI)技术是20世纪80年代末提出的一门完全采用数字CMOS工艺技术的模拟取样数据信号处理技术,它利用MOS晶体管在其栅极开路时通过存储在栅极氧化电容上的电荷维持其漏极电流。开关电流技术不需要线性电容和高性能的运算放大器,可与标准数字CMOS工艺兼容,而且,它还具有低电压、高速、宽带、小面积等优点,自问世以来就引起了国内外相关学者的高度关注,并得到了较快发展。开关电流技术是继开关电容技术之后的一种新的模拟取样数据信号处理技术,同时也是数字/模拟混合集成VLSI实现的一个重要发展方向。
在开关电流电路的测试方面几乎是空白,现有的模拟电路测试方法并不适合开关电流电路。目前有很少的关于开关电流测试的文献,讨论测试原理、过程以及BIST和DFT,如开关电流四乘幂滤波器振荡能力的测试方法,基于直流信号的开关电流流水线结构AD转换器的测试方法,利用改变时钟顺序将二分电路结构重组为串连电流镜结构并将输入与输出直流信号进行对比的方法。提出的方法都只适用于某一特定电路结构和只能测试部分电路功能或特定结构,对于参数性故障或缺陷、估计信号的容差等都讨论不多。
本文分析和总结了已有开关电流测试方法,开发了开关电流非理想因素行为模拟软件系统,研究了开关电流测试用故障模型,提出了几种测试理论,主要工作包括:
1.系统研究了开关电流非理想特性,讨论了各类仿真工具在开关电流电路仿真分析中的优缺点,提出一种基于SIMULINK的系列行为仿真模型,可以在短时间内在高级别对SI系统进行行为仿真。模型考虑了ΣΔ调制器各种非理想因素,如电荷注入误差、输入输出电导比误差、调整误差噪声误差等以及晶体管模型参数与误差的关系。
2.研究了当前模拟电路测试的困难。针对开关电流电路的构成方式及全晶体管结构特点,提出一种较为完整的故障模型,可用于多种测试方法。研究了MOS管参数群组的方式并进行了实例分析。介绍了开关电流仿真软件ASIZ及其基本功能及特点。
3.研究了开关电流电路的节点分析与基于跨导的灵敏度分析,可以在电路设计过程中为设计的精确性提供优化的参数选择并对性能结果进行预测。针对开关电流电路的失配效应与电流定标误差引起的电路性能偏差,在给定的跨导随机误差的条件下计算了绝对或统计偏差,进一步获得误差容限,可将其用于成品电路的测试。对开关电流电路的失配效应进行了实例测试。
4.提出一种适用于开关电流电路的伪随机测试方法。讨论了伪随机测试技术在开关电流电路中测试中的应用。对伪随机激励信号的产生及其与被测开关电流电路z域传输函数的适配进行了分析,论述了基于相关函数分析在性能空间到识别信号空间中可接受容差空间进行容差范围映射的方法,以及测试技术的相对可置信度分析。
5.提出了一种基于时域与频域中多尺度小波分分解及神经网络非线性映射归纳的对模拟集成开关电流电路进行故障缺陷测试的方法。包括以下步骤:针对典型故障情况,以选择的正弦信号作为激励信号,电路输出的信号在时域和频域中分别采样作为神经网络训练样本;利用开关电流电路结构特性,采用群组灵敏度分析选择确定测试缺陷点;为降低神经网络的复杂性,采用小波多尺度分解对各类响应数据进行预处理,产生故障细貌后在输入神经网络;神经网络用于将不同的缺陷响应结果分类、识别。测量待测电路的实际电压信号,将其输入训练好的神经网络模型,完成故障测试与识别。
Switching Current (Switched Current SI) technology is a simulation sampling data signal processing technology completely adopt digital CMOS process technology which has been bring forward by the late 1980s . It uses MOS transistors to maintain its current capacity, through storage the drain charge in the gate capacitance of its open gate Switched Current technology does not require switching linear capacitance and high-performance operational amplifiers and compatible with standard digital CMOS process completely. It also has the advantages of low-voltage, high-speed, broadband, small size. Since it advent related scholars of home and abroad are arosed high degree of concern, and has been relatively rapid development. Switched current technology is a new simulation sampling data signal processing technology follow the switched-capacitor technology, as well as an important direction of development of digital / analog hybrid integrated VLSI Implementation.
However, concerning the testing aspect, the test techniques proposed for analog circuits are not readily applicable to SI circuits. To date, little has been published on the test of SI circuits. Literatures describe reconfiguration of SI biquadrates filters for test, Built-In Self-Test (BIST) scheme, Design Function Test(DFT), testing methods Based on the DC signal pipeline structure AD switching current converter, restructuring of current mirror structure use clock change and contrast between the DC input signals and output. The proposed techniques suffer of being applicable only to some specific structures, and these methods only use DC and low-frequency parameters for implicit functional testing, the tolerate range and failure or error in parameters have not been discussed.
This paper summarizes the existing analysis and test methods of switching current circuits, developed a system simulation software on switching current non-ideal factors , investigate the fault model of Switch current circuits, Several test theory put forward. Its main tasks are:
1. Invesitigate non-ideal characteristics of switched current circuits systematacially, discussed the shortcomings of various simulation tools for the switch current circuit simulation analysis. A complete set of SIMULINK models based on non-ideal of switched-current circuit is presented, which allow exhaustive behavioral simulations of switched current to be performed. The proposed set of models takes into accounts most of the SI memory non-idealities, such as charge injection errors, conductance ratio error, settling error, kT/C noise, and a description of the relationship between error and parameters of MOS FET is presented.
2. Research on the test difficulties on current analog circuit, Aim at switch current circuit form and the entire structure of transistors, a more comprehensive fault model is put forward, which is applicable for multiform test methods. Chohort MOS parameters is studied and analyzed in instance. The basic functions and features of switching current ASIZ simulation software is introduced.
3. Switched current circuit on the nodal analysis and the sensitivity analysis based on transconductance are investigated, whitch can provide choice for optimized performance parameters and the results forecast in the design process. Based on mismatch effect and circuit performance deviation error caused by current scaling, under the conditions of given the transconductance random error absolute or statistical error is calculated, further achieve the error tolerance, whitch can be used to test circuit products.
4. A built in Pseudo-Random sequence testing for testing embedded switched-current filters is described. The generation approach of Pseudo-Random sequence and the match for z functions of switched-current filters is analyzed and calculated. Based on the correlation function of the performance space to identification signals space acceptable tolerances space tolerance of mapping methods is discussed, And the relative Confidence level of testing technical is analyzed.
5. Combining the time and frequency location and multiple-scale analysis of Wavelet transform (WT) with the nonlinear mapping and generalizing of Neural Network, an efficient defect-oriented parametric test method for switched-current integrated circuits is proposed. Include the following steps: sinusoidal input to the analog circuits as stimuli and its output was sampled in frequency and time domain to collect training data for neural network. Chohort sensitivity analysis is applied for selecting the test models. To reduce complexity of the neural network, the collected data was processed by WT to draw energy features, generate fault features using wavelet decomposition to process the response drastically reduce the number of input fed to the Neural Network, simplifying its architecture and minimizing its training and processing time for detecting hard-detectable catastrophic defects in switched-current circuits.
在开关电流电路的测试方面几乎是空白,现有的模拟电路测试方法并不适合开关电流电路。目前有很少的关于开关电流测试的文献,讨论测试原理、过程以及BIST和DFT,如开关电流四乘幂滤波器振荡能力的测试方法,基于直流信号的开关电流流水线结构AD转换器的测试方法,利用改变时钟顺序将二分电路结构重组为串连电流镜结构并将输入与输出直流信号进行对比的方法。提出的方法都只适用于某一特定电路结构和只能测试部分电路功能或特定结构,对于参数性故障或缺陷、估计信号的容差等都讨论不多。
本文分析和总结了已有开关电流测试方法,开发了开关电流非理想因素行为模拟软件系统,研究了开关电流测试用故障模型,提出了几种测试理论,主要工作包括:
1.系统研究了开关电流非理想特性,讨论了各类仿真工具在开关电流电路仿真分析中的优缺点,提出一种基于SIMULINK的系列行为仿真模型,可以在短时间内在高级别对SI系统进行行为仿真。模型考虑了ΣΔ调制器各种非理想因素,如电荷注入误差、输入输出电导比误差、调整误差噪声误差等以及晶体管模型参数与误差的关系。
2.研究了当前模拟电路测试的困难。针对开关电流电路的构成方式及全晶体管结构特点,提出一种较为完整的故障模型,可用于多种测试方法。研究了MOS管参数群组的方式并进行了实例分析。介绍了开关电流仿真软件ASIZ及其基本功能及特点。
3.研究了开关电流电路的节点分析与基于跨导的灵敏度分析,可以在电路设计过程中为设计的精确性提供优化的参数选择并对性能结果进行预测。针对开关电流电路的失配效应与电流定标误差引起的电路性能偏差,在给定的跨导随机误差的条件下计算了绝对或统计偏差,进一步获得误差容限,可将其用于成品电路的测试。对开关电流电路的失配效应进行了实例测试。
4.提出一种适用于开关电流电路的伪随机测试方法。讨论了伪随机测试技术在开关电流电路中测试中的应用。对伪随机激励信号的产生及其与被测开关电流电路z域传输函数的适配进行了分析,论述了基于相关函数分析在性能空间到识别信号空间中可接受容差空间进行容差范围映射的方法,以及测试技术的相对可置信度分析。
5.提出了一种基于时域与频域中多尺度小波分分解及神经网络非线性映射归纳的对模拟集成开关电流电路进行故障缺陷测试的方法。包括以下步骤:针对典型故障情况,以选择的正弦信号作为激励信号,电路输出的信号在时域和频域中分别采样作为神经网络训练样本;利用开关电流电路结构特性,采用群组灵敏度分析选择确定测试缺陷点;为降低神经网络的复杂性,采用小波多尺度分解对各类响应数据进行预处理,产生故障细貌后在输入神经网络;神经网络用于将不同的缺陷响应结果分类、识别。测量待测电路的实际电压信号,将其输入训练好的神经网络模型,完成故障测试与识别。
Switching Current (Switched Current SI) technology is a simulation sampling data signal processing technology completely adopt digital CMOS process technology which has been bring forward by the late 1980s . It uses MOS transistors to maintain its current capacity, through storage the drain charge in the gate capacitance of its open gate Switched Current technology does not require switching linear capacitance and high-performance operational amplifiers and compatible with standard digital CMOS process completely. It also has the advantages of low-voltage, high-speed, broadband, small size. Since it advent related scholars of home and abroad are arosed high degree of concern, and has been relatively rapid development. Switched current technology is a new simulation sampling data signal processing technology follow the switched-capacitor technology, as well as an important direction of development of digital / analog hybrid integrated VLSI Implementation.
However, concerning the testing aspect, the test techniques proposed for analog circuits are not readily applicable to SI circuits. To date, little has been published on the test of SI circuits. Literatures describe reconfiguration of SI biquadrates filters for test, Built-In Self-Test (BIST) scheme, Design Function Test(DFT), testing methods Based on the DC signal pipeline structure AD switching current converter, restructuring of current mirror structure use clock change and contrast between the DC input signals and output. The proposed techniques suffer of being applicable only to some specific structures, and these methods only use DC and low-frequency parameters for implicit functional testing, the tolerate range and failure or error in parameters have not been discussed.
This paper summarizes the existing analysis and test methods of switching current circuits, developed a system simulation software on switching current non-ideal factors , investigate the fault model of Switch current circuits, Several test theory put forward. Its main tasks are:
1. Invesitigate non-ideal characteristics of switched current circuits systematacially, discussed the shortcomings of various simulation tools for the switch current circuit simulation analysis. A complete set of SIMULINK models based on non-ideal of switched-current circuit is presented, which allow exhaustive behavioral simulations of switched current to be performed. The proposed set of models takes into accounts most of the SI memory non-idealities, such as charge injection errors, conductance ratio error, settling error, kT/C noise, and a description of the relationship between error and parameters of MOS FET is presented.
2. Research on the test difficulties on current analog circuit, Aim at switch current circuit form and the entire structure of transistors, a more comprehensive fault model is put forward, which is applicable for multiform test methods. Chohort MOS parameters is studied and analyzed in instance. The basic functions and features of switching current ASIZ simulation software is introduced.
3. Switched current circuit on the nodal analysis and the sensitivity analysis based on transconductance are investigated, whitch can provide choice for optimized performance parameters and the results forecast in the design process. Based on mismatch effect and circuit performance deviation error caused by current scaling, under the conditions of given the transconductance random error absolute or statistical error is calculated, further achieve the error tolerance, whitch can be used to test circuit products.
4. A built in Pseudo-Random sequence testing for testing embedded switched-current filters is described. The generation approach of Pseudo-Random sequence and the match for z functions of switched-current filters is analyzed and calculated. Based on the correlation function of the performance space to identification signals space acceptable tolerances space tolerance of mapping methods is discussed, And the relative Confidence level of testing technical is analyzed.
5. Combining the time and frequency location and multiple-scale analysis of Wavelet transform (WT) with the nonlinear mapping and generalizing of Neural Network, an efficient defect-oriented parametric test method for switched-current integrated circuits is proposed. Include the following steps: sinusoidal input to the analog circuits as stimuli and its output was sampled in frequency and time domain to collect training data for neural network. Chohort sensitivity analysis is applied for selecting the test models. To reduce complexity of the neural network, the collected data was processed by WT to draw energy features, generate fault features using wavelet decomposition to process the response drastically reduce the number of input fed to the Neural Network, simplifying its architecture and minimizing its training and processing time for detecting hard-detectable catastrophic defects in switched-current circuits.
引文
[1] Toumazou, C., Hughes, J.B., and N.C. Battersby, Switched-Ctlrrents: An analogue rpchnique for digital technology, London Peter Peregrinus Ltd, 1993.
[2] C .To umazou,N .C. Ba ttersby andC .Maglaras. High-performance switched current memory cell.E lectronicsL etters, 1990(13):1593-1595.
[3] J.B.Hughes and K.W.Moulding. S'I: A switched-current technique for high pe rfo rm ance.E lectronicsL etters, 1 99 3( 16 ):1400-1401.
[4] C.Toumazou and S.Xiao, n-step charge in jection cancellation scheme for very accurate switched current circuits. Electronics Letters. 1994 (9):680-681.
[5] M.Helfenstein and G.S. Moschytz. Improved two-step clock-feed through compensation technique for switched-current circuits. IEEE Transactions on Circuits and Systems-II:Analog and Digital Signal Processing, 1998(6):739-743.
[6] D.G.Nairn. Zero-voltage switching in switched-current circuits. IEEE Proc, of Int. Symp. Circuits and Systems, London, UK, 1994:5289-5292
[7] D.G.Nairn. A high-linearity sampling technique for switched-current circuits IEEET ransactions on Circuits and Systems-II: Analog and Digital Signal Processing, 1996(1):49-52
[8] C.Y.Wu, C .C.Cheng and J. J.Cho. Precise CMOS currents ample/hold circuits using differential clock feed through attenuation techniques. IEEE Journal of Solid -state Circuits. 1995(1):76-80
[9] W .Guggenbuh1, J.Dia nd J.Goette. Switched-currentm memory circuits for high precision applications IEEE Journal of Soild-state Circuits 1994(9):1108-1116
[10] B. Pain and E. R. Fossum. A current memory cell with switch feedthrough reduction by error feedback. IEEE Journal of Solid-state Circuits. 1994(10): 1288-1290
[11] H.C.Yang, T.S .Fiez and D.Jallstot. Current-feed through effects and cancellation techniques in switched-current circuits. IEEE Proc, of Int.Symp Circuits and Systems, New Orleans, 1990:3186-3188.
[12] T.S.Fiez, G .Liang,A .J. Allstot and P.Lao. Signal-depencentc lock-feedthrough cancellation in switched-current circuits. Internatiora' Conference on Circuits and Systems, Shenzhen,China, 1991:785-788.
[13] M.Song, Y.Lee and W.K im. A clock feedthrough reduction circuit for switched current systems. IEEE Journal of Solid-state Circuits, 1393(2):133-137
[14] B.Jonsson and S.Eriksson. New clock-feedthrough compensation scheme forswitched -current circuits. ElectronicsL etters, 1993(15):1446-1448.
[15] H.Cha, S.Ogawa and K.Watanabe. A Clock-feedthrough compensated switched –current memory cell. IEEE Trans. Fundamentals. 1997(6):1069-1071.
[16] De Queiroz A C M. Unbalanced lattice switched-current filters. In: Proc of the 2001 IEEE International Symposium on Circuits and Systems. Sydney NSW, 2001,1-4
[17] Qingyun Gao, Shicai Qin, Xiangluan Jia, et al. Computer aided design of switched current filters. In:Proc of 4th International Conference on ASIC. Shanghai, China.2001,94-97
[18] Ng A E J, Sewell J I. Feasible designs for high order switched-current filters. IEE Devices, Circuits and Systems. 1998,145(5):297-305
[19] Barua A, Chandrakar M K. SYSCUF: automated synthesis of switched current filter. In: Proc of 7th IEEE International Conference on Electronics, Circuits and Systems. Jounieh, 2000,999-1003
[20] Roberts G W, Sedra A S. Synthesizing switched-current filters by transposing the SFG of switched-capacitor filter circuits. IEEE Transactions on Circuits and Systems. 1991,38(3):337-340
[21] Hughes J B, Moulding K W, Richardson J, et al. Automated design of switched- current filters. IEEE Journal of Solid State Circuits. 1996, 31(7):898-907
[22] Allstot D J, Fiez T S, Liang G. Design considerations for CMOS switched-current filters. In: Proc of the IEEE Custom Integrated Circuits Conference. Boston MA,1990,811-814
[23] Battersby N C, Toumazou C. A 5th order bilinear elliptic switched-current filter. In: Proc of the IEEE 1993 Custom Integrated Circuits Conference. San Diego CA,1993,631-634
[24] S. W. Kim and S.W.Kim. Current mode cyclic ADC for low power and high speed applications. Electronic letters .1991 (10):818-819.
[25] C. Alippi, M. Catelani, A. Fort, and M. Mgnaini, "SBT soft fault diagnosis in analog electronic circuits: a sensitivity-based approach by randomized algorithms," IEEE Transactions on Instrumentation and Measurement, vol. 5 1, no. 5, pp. 1116-1125,2002
[26] R. Spina and S. Upadhyaya, "Linear circuit fault diagnosis using neuromorphic analyzers," IEEE Transactions on Circuits and Systems 11: Analog and Digital Signal Processing, vol. 44, no. 3, pp. 188-196, 1997.
[27] Y. Deng and Y. He9 "On the application of artificial neural networks to faultdiagnosis in analog circuits with tolerance,'' Proceeding of the 5" International Conference on Signal Processing, KCC-ICSP, pp. 1639-1642,2000.
[28] M. Catelani and A. Fort, 6'Soft fault detection and isolation in analog circuits: some results and a comparison between a approach and radial basis function networks," IEEE Transactions on Instrumentation and Measurement, vol. 5 1, no. 2, pp. 196-202,2002.
[29] A. Robotycki and R. Zielonko, "Some models and methods for fault diagnosis of analog piecewise linear circuits via verification technique," Proceedings of the 17th IEEE Instrumentation and Measurement Technology Conference, vol. 2, pp. 1050- 1055,2000.
[30] A. Robotycki and R. Zielonko, "Fault diagnosis of analog piecewise linear circuits based on homotopy," IEEE Transactions on Instrumentation and Measurement, vol. 5 1, no. 4, pp. 876-88 1,2002.
[31] M. Tadeusiewicz, S. Halgas and M. Korzybski "An algorithm for soft-fault diagnosis of linear and nonlinear circuits," IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, vol. 49, no. 11, pp. 1648-1 653, 2002.
[32] M. Worsman and M. W. T. Wong, 6'Non-linear analog circuit fault diagnosis with large change sensitivity," International Journal of Circuit Theory and Application, vol. 28, pp.28 1-303,2000.
[33] A. Fedi, R. Giomi, A. Luchetta, S. Manetti, and M. Piccirilli, "On the application of symbolic techniques to the multiple fault location in low testability analog circuits," IEEE Transactions on Circuits and Systems 11: Analog and Digital Signal Processing, vol. 45, no. 10, pp. 1383-1388, 1998.
[34] Fasang, P.P., “Analog/digital ASIC Design for Testability”, IEEE Trans. on Industrial Electronics, Vo1.36, No.2, pp.219-226, May 1989.
[35] Wagner. K.D., and T.W. Willams, “Design for Testability of Analofligital Networks,” IEEE Trans. on Industrial Electronics, vo1.36, No.2, pp.227-230, May 1989.
[36] Wilkins, B.R., Oresjo, S., and B.S. Suparjo, “Towards a Mixed-Signal Testability Bus Standard P1149.4,” hoc. European Test Conference, pp.58-65, 1993.
[37] Ohletz, O., “Hybrid Built-in Self-Test (HBIST) for Mixed AnalogueDigital Integrated Circuits,” hoc. European Test Conference, pp.307-316, 1991.
[38] Hatzopoulos, A.A., Siskos, S., and J. M. Kontoleon, “A complete scheme of built-in selftest (BIST) structure for fault diagnosis in analog circuits andsystems,” IEEE Trans. On Instrumentation and Measurement, Vol. 42, pp. 689-694, June 1993.
[39] Huertas, J.L., Rueda, A., and D. Vazquez, “Testable Switched-Capacitor Filters,” IEEE Journal of Solid-state Cicuits, Vo1.28, pp.719-724, July 1993.
[40] Wurtz, L.T., “Built-in Self-Test Structures for Mixed-Mode Circuits,” IEEE Trans. On Instrumentation and Measurement, Vo1.42, pp.25-29, Feb. 1993.
[41] Arabi, K., Kaminska, B., and J. Rzeszut, “A new Built-In Self-Test Approach for Digital-to-Analog and Analog-to-Digital Converters,” Proc. ICCAD, pp.49 1494, 1994.
[42] Vinnakota, B., and R. Harjani, “The Design of Analog Self-checking Circuits,” IEEE International Conference on VLSI Design, 1994.
[43] Mir, S., Kolarik, V., Lubaszewski, M., Niclsen, C., and B. Courtois, “Built-in Self-Test and Fault Diagnosis of Fully Differentiable Analogue Circuits,” Proc. ICCAD, pp.486-490,1994.
[44] Wey, C.L., Krishnan, S., and S. Sahli, “Test generation and Concurrent Error detection in Current-Mode A/D Converters,” IEEE Trans. On Computer-Aided Design, Vo1.14, pp.1191-I 198, October 1995.
[45] Chattejee, A., Kim, B.C., and N. Nagi, “DC Built-In Self-Test for Linear Analog Circuits,” EEE Design and Test of Computers, pp.26-33, Summer 1996.
[46] Mastsuzawa. A., "Low Voltage and Low-Power Circuit Design fur Mixed Analog/Digital Systems in Portable Equipment," IEEE JoarnaI of Sohd State Circuits. Vol.29, N~.4, pp.470-480. April 1994
[47] Gregorian R., and O.C. Temes. Analog MOS lntegrated Circuits for Signal processing, New York: John Wiley & Sons, 1986.
[48] Huang, R., and C.L. Wey, "Simple Low-voltage, High-spend. High linearity V-I Converter with S/H for Aanalog Signal Processing Applications," IEEE Trans. on Circuits and Systems. Part II. Analog and Digital Signal Processing, Vol. 143, NO.1, pp.52 55, January 1996.
[49] Huang; R.. and C.L Wey, "A High Accuracy CMOS Oversampling Current Sample/Hold (S/H) Circuit Using Feedforward Approach." Proc.IEEE International Symposium on Circuits and Systems, Atlanta, GA. May 1996.
[50] Huang, R, and C.L: Wey, "A 5mW, I2-b, 50ns/b Switched current Cyclic A/D Converter," Proc. IEEE International Symposium on Circuits and Systems, Atlanta. GA. May 1996.
[51] G.E. Taylor, C. Toumazou, P.L. Wrighton, and N.C. Battersby, “Mixed SignalTest Considerations for Switched Current Signal Processing”, Proc. 35 Midwest Symp, on Circuits and Systems, Aug. 1992,
[52] P.L. Wrighton, G.E. Taylor, I.M. Bell, and C. Toumazou, “Test For Switched-Current Circuits”, Chapter 18 in “Switched Currents an analogue technique for digital technology”, edited by C. Toumazou, J.B. Hughes, and N.C. Battersby, Peter Pergrinus, 1993, pp. 487-508.
[53] Chin-Long Wey. “Built-In Self-Test Design of Current-Mode Algorithmic Analog-to-Digital Converters”. IEEE transactions on instrumentation and measurement , Vol. 46, No. 3, 1997.
[54] G.E. Saether, C. Toumazou, G. Taylor, K. Eckersall, and I.M. Bell, “Built-In Self Test of S2I Switched-Current Circuits”, Analog Integrated Circuits and Signal Processing, vol. 9, no. 1, Jan 1996, pp. 25-30.
[55] Renovell, M.; Azais, F.; Bodin, J.-C.; Bertrand, Y., BISTing switched-current circuits. ATS '98. Proceedings of Test Symposium, 1998. Seventh Asian 2-4 Dec. 1998 Page(s):372 – 377
[56] Boujelben, S.; Dallet, D.; Marchegay, P.; A full switched-current S2I second order sigma-delta modulator. Instrumentation and Measurement Technology Conference, 2001. IMTC 2001. Proceedings of the 18th IEEE Volume 2, 21-23 May 2001 Page(s):761 - 764 vol.2
[57] S. J. Daubert and D. Vallancourt, A transistor-only current-mode ΣΔ modulator, in proc. IEEE Custom intergrated Circuits conf., pp. 3.1-24.3.4, may 1991
[58] Loulou, M.; Dallet, D.; Marchegay, P. A 3.3 V switched-current second order sigma-delta modulator for audio applications The 2000 IEEE International Symposium on Circuits and Systems, ISCAS 2000 Geneva. 2000. Volume 4, Page(s):409 - 412
[59] De la Rosa, J.M.; Perez-Verdu, B.; del Rio, R.; Rodriguez-Vazquez, A.; A CMOS 0.8-μm transistor-only 1.63-MHz switched-current bandpass ΣΔ modulator for AM signal A/D conversion. Solid-State Circuits, IEEE Journal of Volume 35, Issue 8, Aug. 2000 Page(s):1220 – 1226
[60] P. J. Crawley and G. W .Roberts, A component invariant second-order switched-current sigma-delta modulator, in Proc, IEEE International Symposium on Circuit and Systems, San Diego, California, pp: 1324-1327, May 1992
[61] R. Trihy and R. Rohrer, A switched capacitor circuit simulator: AWEswit, IEEE J. Solid-State Circuits, vol. 29, pp. 217–225, Mar. 1994.
[62] G. Brauns, R. Bishop, M. Steer, J. Paulos, and S. Ardalan, “Table-basedmodeling of delta-sigma modulators using ZSIM,” IEEE Trans. Comput. Aided Design, vol. 9, pp. 142–150, Feb. 1990.
[63] M. Lansirinne and K. Halonen, “SSDSIM—a very fast and versatile simulator for SD-modulators,” in Proc. ECCTD’99, Sept. 1999, pp. 1071–1074.
[64] C. M. Wolff and L. R. Carley, “Simulation of delta-sigma modulators using behavioral models,” in Proc. IEEE Int. Symp. Circuits and Systems, 1990, pp. 376–379.
[65] E.M.; Fiez, T.S.; Simulation of switched-current systems Schneider, IEEE International Symposium on Circuits and Systems, ISCAS '93, vol.2 1993 Page(s):1420 - 1423
[66] Moreno-Reina, etc; A SIMULINK-based approach for fast and precise simulation of switched-capacitor, switched-current and continuous-time SigmaDelta modulators. Proceedings of the 2003 International Symposium on Circuits and Systems, Volume 4, 25-28 Page(s):IV-620 - IV-623
[67] Ruiz-Amaya, J.; de la Rosa, J.M.; Fernandez, etc; High-level synthesis of switched-capacitor, switched-current and continuous-time Sigma Delta modulators using SIMULINK-based time-domain behavioral models. Circuits and Systems I: Regular Papers, IEEE Transactions on [Circuits and Systems I: Fundamental Theory and Applications, IEEE Transactions on] Volume 52, Issue 9, Sept. 2005 Page(s):1795 - 1810
[68] SIMULINK and MATLAB Users Guides, The MathWorks, Inc., Natick, MA, 1997.
[69] de la Rosa J M., Perez-Verdu B, Medeiro F, et al. “Harmonic distortion in fully-differential switched- current sigma-delta modulators”. In: Proceedings of The Third International Workshop on Design of Mixed-Mode Integrated Circuits and Applications, Vallarta, Mexico,1999,7: 134 – 137
[70] Rodriguez-Calderon R, Santana-Corte J, Sandoval-Ibarra F. “Reducing non-idealities on switched-current sigma-delta modulators”. In: Proceedings of the Fourth IEEE International Conference on Devices, Circuits and Systems, Aruba, Caracas, 2002,4: C019-1 - C010-5
[71] Minkyu Song; Yongman Lee; Wonchan Kim; A Clock Feedthrough Reduction Circuit for Switched-Current Systems. Solid-State Circuits, IEEE Journal of Volume 28, Issue 2, Feb. 1993 Page(s):133 – 137
[72] Minkyu Song; Yongman Lee; Wonchan Kim; “A Clock Feedthrough Reduction Circuit for Switched-Current Systems. Solid-State Circuits”, IEEE Journal ofVolume 28, Issue 2, Feb. 1993 Page(s):133 - 137
[73] Yuan F, Youssef M, Yichuang Sun. “Efficient modeling and analysis of clock feed-through and charge injection of switched current circuits”. In: Proceedings of the Electrical and Computer Engineering, Canadian, 2001,5: P573 – 578
[74] Martins J, Dias V. “Harmonic distortion due to output conductance in SI cells”[J]. Electronics Letters. 1997,33(2): 127 – 128
[75] S.J. Daubert, D. Vallancourt, and Y.P. Tsividis, “Current copier cells.” Electronics Letters, pp. 1560–1562, Dec. 1988.
[76] C.Toumazou, J.B.Huaghes and N.C.Battersby. 姚玉洁等译,开关电流-数字工艺的模拟技术[M]. 北京:高等教育出版社,1997:52-93
[77] Garcia M, Espinosa-FV G, Baez-Lopez D. “Harmonic distortion in switched current cells due to settling error”. In: Proceedings of The 9th IEEE International Conference on Electronics, Circuits and Systems, Dubrovnik, Croatia, 2002,9: 261 - 264
[78] N. Moeneclaey and A. Kaiser, “Accurate modelling of the nonlinear settling behaviour of current memory circuits.” In Proc.1994 IEEE Int. Symp. Circuits and Systems (ISCAS), pp. 339–342.
[79] Fakhfakh M, Loulou M, Masmoudi N. “Settling accuracy and noise performances in switched current grounded gate class AB memory cells”. In: Proceedings of the 2003 10th IEEE International Conference on Electronics, Circuits and Systems, Sharjah, United Arab Emirates (UAE), 2003,12:687 - 690
[80] Shang Z Q, Sewell J L. “Efficient noise analysis methods for large non-ideal SC and SI circuits”. In: Proceedings of the IEEE International Symposium on Circuits and Systems, Hong Kong, 1994,6:565 – 568
[81] Tlslvidis, Y.P., “ Analog MOS Integrated Circuit –Certain New Ideas, Trend, and Obstacles,” IEEE Journal of Solid-State Circuits. Vol. 80-22, pp,317 -32i June 1987.
[82] T.Olbrich, A.Richardson, Desing and self-test for switched-current building blocks. Design & Test of Computers, IEEE. Volume 13, Issue 2, Summer 1996 Page(s):10 - 17
[83]Renovell, M.; Azais, F.; Bodin, J.-C.; Bertrand, Y.; BISTing switched-current circuits Test Symposium, 1998. ATS '98. Proceedings. Seventh Asian 2-4 Dec. 1998 Page(s):372 - 377
[84] Saether, G.E, Toumazou C, Taylor G, Eckersall K.; Bell, I.M. “Concurrent self test of switched current circuits based on the S 2I-technique” IEEE International Symposium on Circuits and Systems, 1995 pp:841 - 844 vol.2
[85] Test generation of analog switched-current circuits Cheng-Ping Wang; Chin-Long Wey;Test Symposium, 1996., Proceedings of the Fifth Asian 20-22 Nov. 1996 Page(s):276 - 281
[86] De Queiroz A C M, Pinheiro P R M. Exact design of switched-current ladder filters. In:Proc of IEEE 1992 International Symposium on Circuits and Systems. San Diego CA, 1992,855-858
[87] De Queiroz A C M, Pinheiro P R M, Caloba L P. Nodal analysis of switched-current filters. IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing. 1993,40(1):10-18
[88] De Queiroz A C M, Pinheiro P R M. Bilinear switched-current ladder filters using Euler integrators. IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing. 1996,43(1):66-70
[89] S. J. Lovett, ”Characterization of MOS Transistor Mismatch for Small Geometry Devices”, M.Eng.Sc dissertation, University College Cork, Cork, Rep. Ireland.
[90] M. J. M. Pelgrom, A. C. J. Duinmaiger, and A. P. G.Welbers, “Matching properties of MOS transistors for precision analog design,” IEEE J.Solid-State Circuits, vol. 24, pp. 1433–1439, Oct. 1989.
[91] K. R. Lakshmikumar, R. A. Hadaway, and M. A. Copeland, “Characterization and modeling of mismatch in MOS transistors for precision analog design,” IEEE J. Solid-State Circuits, vol. SC-21, pp. 1057–1066,1986.
[92] 罗 岚 , 赵 光 永 , 吴 建 辉 等 . MOSFET 失 配 的 研 究 现 状 与 进 展 . 电 子 器 件 . 2004,27(4)767-771
[93] M. J. M. Pelgrom, A. C. J. Duinmaiger, and A. P. G.Welbers, “Matching properties of MOS transistors for precision analog design,” IEEE J. Solid-State Circuits, vol. 24, pp. 1433–1439, Oct. 1989.
[94] K. R. Lakshmikumar, R. A. Hadaway, and M. A. Copeland, “Characterization and modeling of mismatch in MOS transistors for precision analog design,” IEEE J. Solid-State Circuits, vol. SC-21, pp. 1057–1066, 1986.
[95] Ant6nio C. M. de Queiroz,, Paul0 R. M. Pinheiro, and Luiz P. Caldba. “Nodal Analysis of Switched-Current Filters”. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS-I1 ANALOG AND DIGITAL SIGNAL PROCESSING, VOL. 40, NO. 1, JANUARY 1993
[96] N. Nagi et al., “Fault-based automatic test generator for linear analog circuits,” in Proc. Int. Conf. Computer-Aided Design, Nov. 1993, pp. 88–91.
[97] M. Soma, “A design-for-test methodology for active analog filter,” in Proc. Int. Test Conf., Oct. 1993, pp. 183–192.
[98] F. Bouwman et al., “Application of joint time-frequency analysis in mixed-signal testing,” in Proc. Int. Test Conf., Oct. 1994, pp. 747–756.
[99] K. Arabi, B. Kaminska, and J. Rzeszut, “A new Built-In Self-Test approach for digital-to-analog and analog-to-digital converters,” in Proc. Int. Conf. Computer- Aided Design, Nov. 1994, pp. 491–494.
[100] M. F. Toner and G. W. Roberts, “A BIST scheme for a SNR test of a sigma-delta ADC,” in Proc. Int. Test Conf., Oct. 1993, pp. 805–814.
[101] E. Teraoka et al., “A Built-In Self-Test for ADC and DAC in a singlechip speech CODEC,” in Proc. Int. Test Conf., Oct. 1993, pp. 791–796.
[102] M. F. Toner and G. W. Roberts, “A BIST scheme for a SNR, gain tracking, and frequency response test of a sigma-delta ADC,” IEEE Trans. Computer-Aided Design, vol. 42, pp. 1–15, Jan. 1995.
[103]Renovell, M.; Azais, F.; Bodin, J.-C.; Bertrand, Y.;Functional and structural testing of switched-current circuits. Test Workshop 1999. Proceedings. European25-28 May 1999 Page(s):22 – 27
[104] Chen-Yang Pan and Kwang-Ting (Tim) Cheng. Pseudorandom Testing for Mixed- Signal Circuits. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 16, NO. 10, OCTOBER 1997,1173-1185
[105] C.Marzocca, F.Corsi. Mixed-signal circuit classification in a pseudorandom testing scheme. On-Line Testing Workshop, 2001. Proceedings. Seventh International 9-11 July 2001 Page(s):219 – 225
[106] M. Ohletz, “Hybrid built-in self-test for mixed analog/digital integrated circuits,” in Proc. Eur. Test Conf., Apr. 1991, pp. 307–316.
[107] C. W. Therrien, Discrete Random Signals and Statistical Signal Processing. Englewood Cliffs, NJ: Prentice-Hall, 1992.
[108] A. Oppenheim and R. Schafer, Discrete-Time Signal Processing. Englewood Cliffs, NJ: Prentice-Hall, 1989.
[109] Davies,W.D.T., ’Random Signal Testing for Evaluating System Dynamics’, Wireless World August 1966, pp 407 – 412.
[110] 李拥平,石 寅 . 一种开关电流电路时钟馈通的补偿技术 [J].半导体学报.24(7), 2003, 775-778
[111] Zeng, X. Tse, C.K.; Tang, P.S.;A new scheme for complete cancellation of charge injection distortion in second generation switched-current circuits. TENCON '95. 1995 IEEE Region 10 International Conference on Microelectronics and VLSI。6-10 Nov. 1995 Page(s):127 – 130
[112] Al-Qutayri, M.A. “A test method and DFT structure for analog modules in mixed-signal circuits”. The 2002 45th Midwest Symposium on Circuits and Systems, 2002. Volume 1, Page(s):I - 388-91
[113] J. B. Hughes, I. C. Macbeth, and D. M. Pattullo, "Switched current filters", IEE Proceedings, Vol. 137, Pt. G, No. 2, pp.156-162, April 1990.
[114] A. C. M. de Queiroz and P. M. Pinheiro, "Switched-current ladder band- passfilters", Proc. 1994 IEEE ISCAS, London, UK, pp. 309-312, May 1994
[115] J.Schechtman, A.C.M de Queiroz. L.P.Caloba. “Switched-Current Filters Using Component Simulation”. 1994 IEEE International Symposium on Circuits and Systems,Volume 5. Issue 30. pp:569 - 572
[116] M. Slamani, B. Kaminska, "Analog Circuits Fault Diagnosis Based on Sensitivity Computation and Functional Testing", IEEE Design & Test of Cornp., March, 1992, pp. 30 - 39.
[117] S. Cherubal and A. Chatterjee. Parametric Fault Diagnosis for Analog Systems Using Functional Mapping. In Proc. DATE Conference, 1999, pp. 195-200.
[118] K. Saab, N. Ben-Hamida, B. Kaminska. "Parametric Fault Simulation and Test Vector Generation", Design, Automation and Test in Europe, Paris, March, 2000, pp. 650 - 656.
[119] S. Chakrabarti, A. Chatterjee. Compact Fault Dictionary Construction for Efficient Isolation of Faults in Analog and Mixed-Signal Circuits. In Proc. 20th Anniversary Conference on Advanced Research in VLSI, Atlanta, 1999, pp. 327-341.
[120] B.R. Epstein, M. Czigler and S.R. Miller, "Fault Detection and Classification in Linear Integrated Circuits: an Application of Discrimination Analysis and Hypothesis Testing", IEEE Trans. CAD, No.12, 1993, pp. 102 - 113.
[121] W.M. Lindemeir, H.E. Graeb, K.J. Antreich, "Design Based Analog Testing by Characteristic Observation Inference", in Proc. of the IEEE International Conference on Computer-Aided Design, 1995, pp. 620 - 626.
[122] S.J. Tsai, "Test Vector Generation for Linear Analog Devices", in Proc. of International Test Conference, 1991, pp. 592 - 597.
[123] R. Spina, S. Upadhyaya, "Linear Circuit Fault Diagnosis Using Neurornorphic Analyzers", IEEE Trans. Circuits and Systems, CAS-11, Vol. 44. No. 3, 1997, pp. 188 - 196.
[124] M. Aminian, F. Aminian, "Neural-Network Based Analog-Circuit Fault Diagnosis Using Wavelet Transform as Preprocessor", IEEE Trans. Circuits and Systems, CAS-11, Vol. 47. No. 2, 2000, pp. 151 - 156. [l25] Z. Yang, M. Zwolinski, et al., "Applying a Robust Heteroscedastic Probabilistic Neural Network to Analog Fault Detection and Classification", IEEE Trans. on CAD, Vol. 19, No. 1,2000, pp. 142 - 151.
[126] S. Somayajula, E. Sanchez-Sinencio, "Analog Fault Diagnosis Based on Ramping Power Supply Current Signature Clusters", IEEE Trans. Circuits and Systems, CAS-11, Vol. 43. No. 10, 1996, pp. 703 - 71 1.
[127] V. Stopjakova, P. Malosek, M. Matej, D. Durackova, "Neural Network-Based Detection of Catastrophic Defects in Analog IC using Wavelet Decomposition", IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems, April, 2004, pp. 51 - 58.
[128] Viera Stopjaková, Pavol Maloˇsek, Marek Matej, etc, “Defect Detection in Analog and Mixed Circuits by Neural Networks Using Wavelet Analysis,” IEEE Trans on reliability vol.54, no.3, pp:441-448, 2005.
[129] V. Stopjaková, P. Maloˇsek, D. Miˇcuˇsík, M. Matej, and M. Margala, “Classification of defective analog integrated circuits using artificial neural networks,” J. Electronic Testing: Theory and Applications, vol. 20, no. 2, pp. 25–37, 2004.
[130] S. Mosin, "Neural Network-based Signature Classifier for Functional Testing of Analogue Circuits", In Proc. 8th Conference the Experience of Designing and Application of CAD System in Microelectronics CADSM'OS, Ukraine, February 2005. - P. 380 - 382.
[131] S. Mosin, "Transient Functional Test of Analogue Circuits", Informal Digest of Papers of the IEEE 10" European Test Symposium, Tallinn, Estonia, May, 2005, pp. 39 - 44.
[132] P. Brémaud, Mathematical Principles of Signal Processing, Fourier and Wavelet Analysis: Springer Verlag, 2002, pp. 171–187.
[133] S. Mallat.A Theory of Multiresolution Signal Decomposition: the wavelet represention.IEEE Trans on Pattern Anal Intell, 1989,11:674-61
[134] 姜礼平,龚沈光,胡伟文.一种基于小波分解的信号特征提取方法.武汉理工大学学报,2003,6
[135] 张静远,张冰,蒋兴舟.基于小波变换的特征提取方法分析.信号处理,2000
[136] Y. T. Chan, Wavelet Basics: Kluwer Academic Publishers, 1995, pp. 23–63.
[137] 飞思科技产品研发中心.MATLAB 6.5 辅助小波分析与应用.北京:电子工业出版社,2003
[2] C .To umazou,N .C. Ba ttersby andC .Maglaras. High-performance switched current memory cell.E lectronicsL etters, 1990(13):1593-1595.
[3] J.B.Hughes and K.W.Moulding. S'I: A switched-current technique for high pe rfo rm ance.E lectronicsL etters, 1 99 3( 16 ):1400-1401.
[4] C.Toumazou and S.Xiao, n-step charge in jection cancellation scheme for very accurate switched current circuits. Electronics Letters. 1994 (9):680-681.
[5] M.Helfenstein and G.S. Moschytz. Improved two-step clock-feed through compensation technique for switched-current circuits. IEEE Transactions on Circuits and Systems-II:Analog and Digital Signal Processing, 1998(6):739-743.
[6] D.G.Nairn. Zero-voltage switching in switched-current circuits. IEEE Proc, of Int. Symp. Circuits and Systems, London, UK, 1994:5289-5292
[7] D.G.Nairn. A high-linearity sampling technique for switched-current circuits IEEET ransactions on Circuits and Systems-II: Analog and Digital Signal Processing, 1996(1):49-52
[8] C.Y.Wu, C .C.Cheng and J. J.Cho. Precise CMOS currents ample/hold circuits using differential clock feed through attenuation techniques. IEEE Journal of Solid -state Circuits. 1995(1):76-80
[9] W .Guggenbuh1, J.Dia nd J.Goette. Switched-currentm memory circuits for high precision applications IEEE Journal of Soild-state Circuits 1994(9):1108-1116
[10] B. Pain and E. R. Fossum. A current memory cell with switch feedthrough reduction by error feedback. IEEE Journal of Solid-state Circuits. 1994(10): 1288-1290
[11] H.C.Yang, T.S .Fiez and D.Jallstot. Current-feed through effects and cancellation techniques in switched-current circuits. IEEE Proc, of Int.Symp Circuits and Systems, New Orleans, 1990:3186-3188.
[12] T.S.Fiez, G .Liang,A .J. Allstot and P.Lao. Signal-depencentc lock-feedthrough cancellation in switched-current circuits. Internatiora' Conference on Circuits and Systems, Shenzhen,China, 1991:785-788.
[13] M.Song, Y.Lee and W.K im. A clock feedthrough reduction circuit for switched current systems. IEEE Journal of Solid-state Circuits, 1393(2):133-137
[14] B.Jonsson and S.Eriksson. New clock-feedthrough compensation scheme forswitched -current circuits. ElectronicsL etters, 1993(15):1446-1448.
[15] H.Cha, S.Ogawa and K.Watanabe. A Clock-feedthrough compensated switched –current memory cell. IEEE Trans. Fundamentals. 1997(6):1069-1071.
[16] De Queiroz A C M. Unbalanced lattice switched-current filters. In: Proc of the 2001 IEEE International Symposium on Circuits and Systems. Sydney NSW, 2001,1-4
[17] Qingyun Gao, Shicai Qin, Xiangluan Jia, et al. Computer aided design of switched current filters. In:Proc of 4th International Conference on ASIC. Shanghai, China.2001,94-97
[18] Ng A E J, Sewell J I. Feasible designs for high order switched-current filters. IEE Devices, Circuits and Systems. 1998,145(5):297-305
[19] Barua A, Chandrakar M K. SYSCUF: automated synthesis of switched current filter. In: Proc of 7th IEEE International Conference on Electronics, Circuits and Systems. Jounieh, 2000,999-1003
[20] Roberts G W, Sedra A S. Synthesizing switched-current filters by transposing the SFG of switched-capacitor filter circuits. IEEE Transactions on Circuits and Systems. 1991,38(3):337-340
[21] Hughes J B, Moulding K W, Richardson J, et al. Automated design of switched- current filters. IEEE Journal of Solid State Circuits. 1996, 31(7):898-907
[22] Allstot D J, Fiez T S, Liang G. Design considerations for CMOS switched-current filters. In: Proc of the IEEE Custom Integrated Circuits Conference. Boston MA,1990,811-814
[23] Battersby N C, Toumazou C. A 5th order bilinear elliptic switched-current filter. In: Proc of the IEEE 1993 Custom Integrated Circuits Conference. San Diego CA,1993,631-634
[24] S. W. Kim and S.W.Kim. Current mode cyclic ADC for low power and high speed applications. Electronic letters .1991 (10):818-819.
[25] C. Alippi, M. Catelani, A. Fort, and M. Mgnaini, "SBT soft fault diagnosis in analog electronic circuits: a sensitivity-based approach by randomized algorithms," IEEE Transactions on Instrumentation and Measurement, vol. 5 1, no. 5, pp. 1116-1125,2002
[26] R. Spina and S. Upadhyaya, "Linear circuit fault diagnosis using neuromorphic analyzers," IEEE Transactions on Circuits and Systems 11: Analog and Digital Signal Processing, vol. 44, no. 3, pp. 188-196, 1997.
[27] Y. Deng and Y. He9 "On the application of artificial neural networks to faultdiagnosis in analog circuits with tolerance,'' Proceeding of the 5" International Conference on Signal Processing, KCC-ICSP, pp. 1639-1642,2000.
[28] M. Catelani and A. Fort, 6'Soft fault detection and isolation in analog circuits: some results and a comparison between a approach and radial basis function networks," IEEE Transactions on Instrumentation and Measurement, vol. 5 1, no. 2, pp. 196-202,2002.
[29] A. Robotycki and R. Zielonko, "Some models and methods for fault diagnosis of analog piecewise linear circuits via verification technique," Proceedings of the 17th IEEE Instrumentation and Measurement Technology Conference, vol. 2, pp. 1050- 1055,2000.
[30] A. Robotycki and R. Zielonko, "Fault diagnosis of analog piecewise linear circuits based on homotopy," IEEE Transactions on Instrumentation and Measurement, vol. 5 1, no. 4, pp. 876-88 1,2002.
[31] M. Tadeusiewicz, S. Halgas and M. Korzybski "An algorithm for soft-fault diagnosis of linear and nonlinear circuits," IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, vol. 49, no. 11, pp. 1648-1 653, 2002.
[32] M. Worsman and M. W. T. Wong, 6'Non-linear analog circuit fault diagnosis with large change sensitivity," International Journal of Circuit Theory and Application, vol. 28, pp.28 1-303,2000.
[33] A. Fedi, R. Giomi, A. Luchetta, S. Manetti, and M. Piccirilli, "On the application of symbolic techniques to the multiple fault location in low testability analog circuits," IEEE Transactions on Circuits and Systems 11: Analog and Digital Signal Processing, vol. 45, no. 10, pp. 1383-1388, 1998.
[34] Fasang, P.P., “Analog/digital ASIC Design for Testability”, IEEE Trans. on Industrial Electronics, Vo1.36, No.2, pp.219-226, May 1989.
[35] Wagner. K.D., and T.W. Willams, “Design for Testability of Analofligital Networks,” IEEE Trans. on Industrial Electronics, vo1.36, No.2, pp.227-230, May 1989.
[36] Wilkins, B.R., Oresjo, S., and B.S. Suparjo, “Towards a Mixed-Signal Testability Bus Standard P1149.4,” hoc. European Test Conference, pp.58-65, 1993.
[37] Ohletz, O., “Hybrid Built-in Self-Test (HBIST) for Mixed AnalogueDigital Integrated Circuits,” hoc. European Test Conference, pp.307-316, 1991.
[38] Hatzopoulos, A.A., Siskos, S., and J. M. Kontoleon, “A complete scheme of built-in selftest (BIST) structure for fault diagnosis in analog circuits andsystems,” IEEE Trans. On Instrumentation and Measurement, Vol. 42, pp. 689-694, June 1993.
[39] Huertas, J.L., Rueda, A., and D. Vazquez, “Testable Switched-Capacitor Filters,” IEEE Journal of Solid-state Cicuits, Vo1.28, pp.719-724, July 1993.
[40] Wurtz, L.T., “Built-in Self-Test Structures for Mixed-Mode Circuits,” IEEE Trans. On Instrumentation and Measurement, Vo1.42, pp.25-29, Feb. 1993.
[41] Arabi, K., Kaminska, B., and J. Rzeszut, “A new Built-In Self-Test Approach for Digital-to-Analog and Analog-to-Digital Converters,” Proc. ICCAD, pp.49 1494, 1994.
[42] Vinnakota, B., and R. Harjani, “The Design of Analog Self-checking Circuits,” IEEE International Conference on VLSI Design, 1994.
[43] Mir, S., Kolarik, V., Lubaszewski, M., Niclsen, C., and B. Courtois, “Built-in Self-Test and Fault Diagnosis of Fully Differentiable Analogue Circuits,” Proc. ICCAD, pp.486-490,1994.
[44] Wey, C.L., Krishnan, S., and S. Sahli, “Test generation and Concurrent Error detection in Current-Mode A/D Converters,” IEEE Trans. On Computer-Aided Design, Vo1.14, pp.1191-I 198, October 1995.
[45] Chattejee, A., Kim, B.C., and N. Nagi, “DC Built-In Self-Test for Linear Analog Circuits,” EEE Design and Test of Computers, pp.26-33, Summer 1996.
[46] Mastsuzawa. A., "Low Voltage and Low-Power Circuit Design fur Mixed Analog/Digital Systems in Portable Equipment," IEEE JoarnaI of Sohd State Circuits. Vol.29, N~.4, pp.470-480. April 1994
[47] Gregorian R., and O.C. Temes. Analog MOS lntegrated Circuits for Signal processing, New York: John Wiley & Sons, 1986.
[48] Huang, R., and C.L. Wey, "Simple Low-voltage, High-spend. High linearity V-I Converter with S/H for Aanalog Signal Processing Applications," IEEE Trans. on Circuits and Systems. Part II. Analog and Digital Signal Processing, Vol. 143, NO.1, pp.52 55, January 1996.
[49] Huang; R.. and C.L Wey, "A High Accuracy CMOS Oversampling Current Sample/Hold (S/H) Circuit Using Feedforward Approach." Proc.IEEE International Symposium on Circuits and Systems, Atlanta, GA. May 1996.
[50] Huang, R, and C.L: Wey, "A 5mW, I2-b, 50ns/b Switched current Cyclic A/D Converter," Proc. IEEE International Symposium on Circuits and Systems, Atlanta. GA. May 1996.
[51] G.E. Taylor, C. Toumazou, P.L. Wrighton, and N.C. Battersby, “Mixed SignalTest Considerations for Switched Current Signal Processing”, Proc. 35 Midwest Symp, on Circuits and Systems, Aug. 1992,
[52] P.L. Wrighton, G.E. Taylor, I.M. Bell, and C. Toumazou, “Test For Switched-Current Circuits”, Chapter 18 in “Switched Currents an analogue technique for digital technology”, edited by C. Toumazou, J.B. Hughes, and N.C. Battersby, Peter Pergrinus, 1993, pp. 487-508.
[53] Chin-Long Wey. “Built-In Self-Test Design of Current-Mode Algorithmic Analog-to-Digital Converters”. IEEE transactions on instrumentation and measurement , Vol. 46, No. 3, 1997.
[54] G.E. Saether, C. Toumazou, G. Taylor, K. Eckersall, and I.M. Bell, “Built-In Self Test of S2I Switched-Current Circuits”, Analog Integrated Circuits and Signal Processing, vol. 9, no. 1, Jan 1996, pp. 25-30.
[55] Renovell, M.; Azais, F.; Bodin, J.-C.; Bertrand, Y., BISTing switched-current circuits. ATS '98. Proceedings of Test Symposium, 1998. Seventh Asian 2-4 Dec. 1998 Page(s):372 – 377
[56] Boujelben, S.; Dallet, D.; Marchegay, P.; A full switched-current S2I second order sigma-delta modulator. Instrumentation and Measurement Technology Conference, 2001. IMTC 2001. Proceedings of the 18th IEEE Volume 2, 21-23 May 2001 Page(s):761 - 764 vol.2
[57] S. J. Daubert and D. Vallancourt, A transistor-only current-mode ΣΔ modulator, in proc. IEEE Custom intergrated Circuits conf., pp. 3.1-24.3.4, may 1991
[58] Loulou, M.; Dallet, D.; Marchegay, P. A 3.3 V switched-current second order sigma-delta modulator for audio applications The 2000 IEEE International Symposium on Circuits and Systems, ISCAS 2000 Geneva. 2000. Volume 4, Page(s):409 - 412
[59] De la Rosa, J.M.; Perez-Verdu, B.; del Rio, R.; Rodriguez-Vazquez, A.; A CMOS 0.8-μm transistor-only 1.63-MHz switched-current bandpass ΣΔ modulator for AM signal A/D conversion. Solid-State Circuits, IEEE Journal of Volume 35, Issue 8, Aug. 2000 Page(s):1220 – 1226
[60] P. J. Crawley and G. W .Roberts, A component invariant second-order switched-current sigma-delta modulator, in Proc, IEEE International Symposium on Circuit and Systems, San Diego, California, pp: 1324-1327, May 1992
[61] R. Trihy and R. Rohrer, A switched capacitor circuit simulator: AWEswit, IEEE J. Solid-State Circuits, vol. 29, pp. 217–225, Mar. 1994.
[62] G. Brauns, R. Bishop, M. Steer, J. Paulos, and S. Ardalan, “Table-basedmodeling of delta-sigma modulators using ZSIM,” IEEE Trans. Comput. Aided Design, vol. 9, pp. 142–150, Feb. 1990.
[63] M. Lansirinne and K. Halonen, “SSDSIM—a very fast and versatile simulator for SD-modulators,” in Proc. ECCTD’99, Sept. 1999, pp. 1071–1074.
[64] C. M. Wolff and L. R. Carley, “Simulation of delta-sigma modulators using behavioral models,” in Proc. IEEE Int. Symp. Circuits and Systems, 1990, pp. 376–379.
[65] E.M.; Fiez, T.S.; Simulation of switched-current systems Schneider, IEEE International Symposium on Circuits and Systems, ISCAS '93, vol.2 1993 Page(s):1420 - 1423
[66] Moreno-Reina, etc; A SIMULINK-based approach for fast and precise simulation of switched-capacitor, switched-current and continuous-time SigmaDelta modulators. Proceedings of the 2003 International Symposium on Circuits and Systems, Volume 4, 25-28 Page(s):IV-620 - IV-623
[67] Ruiz-Amaya, J.; de la Rosa, J.M.; Fernandez, etc; High-level synthesis of switched-capacitor, switched-current and continuous-time Sigma Delta modulators using SIMULINK-based time-domain behavioral models. Circuits and Systems I: Regular Papers, IEEE Transactions on [Circuits and Systems I: Fundamental Theory and Applications, IEEE Transactions on] Volume 52, Issue 9, Sept. 2005 Page(s):1795 - 1810
[68] SIMULINK and MATLAB Users Guides, The MathWorks, Inc., Natick, MA, 1997.
[69] de la Rosa J M., Perez-Verdu B, Medeiro F, et al. “Harmonic distortion in fully-differential switched- current sigma-delta modulators”. In: Proceedings of The Third International Workshop on Design of Mixed-Mode Integrated Circuits and Applications, Vallarta, Mexico,1999,7: 134 – 137
[70] Rodriguez-Calderon R, Santana-Corte J, Sandoval-Ibarra F. “Reducing non-idealities on switched-current sigma-delta modulators”. In: Proceedings of the Fourth IEEE International Conference on Devices, Circuits and Systems, Aruba, Caracas, 2002,4: C019-1 - C010-5
[71] Minkyu Song; Yongman Lee; Wonchan Kim; A Clock Feedthrough Reduction Circuit for Switched-Current Systems. Solid-State Circuits, IEEE Journal of Volume 28, Issue 2, Feb. 1993 Page(s):133 – 137
[72] Minkyu Song; Yongman Lee; Wonchan Kim; “A Clock Feedthrough Reduction Circuit for Switched-Current Systems. Solid-State Circuits”, IEEE Journal ofVolume 28, Issue 2, Feb. 1993 Page(s):133 - 137
[73] Yuan F, Youssef M, Yichuang Sun. “Efficient modeling and analysis of clock feed-through and charge injection of switched current circuits”. In: Proceedings of the Electrical and Computer Engineering, Canadian, 2001,5: P573 – 578
[74] Martins J, Dias V. “Harmonic distortion due to output conductance in SI cells”[J]. Electronics Letters. 1997,33(2): 127 – 128
[75] S.J. Daubert, D. Vallancourt, and Y.P. Tsividis, “Current copier cells.” Electronics Letters, pp. 1560–1562, Dec. 1988.
[76] C.Toumazou, J.B.Huaghes and N.C.Battersby. 姚玉洁等译,开关电流-数字工艺的模拟技术[M]. 北京:高等教育出版社,1997:52-93
[77] Garcia M, Espinosa-FV G, Baez-Lopez D. “Harmonic distortion in switched current cells due to settling error”. In: Proceedings of The 9th IEEE International Conference on Electronics, Circuits and Systems, Dubrovnik, Croatia, 2002,9: 261 - 264
[78] N. Moeneclaey and A. Kaiser, “Accurate modelling of the nonlinear settling behaviour of current memory circuits.” In Proc.1994 IEEE Int. Symp. Circuits and Systems (ISCAS), pp. 339–342.
[79] Fakhfakh M, Loulou M, Masmoudi N. “Settling accuracy and noise performances in switched current grounded gate class AB memory cells”. In: Proceedings of the 2003 10th IEEE International Conference on Electronics, Circuits and Systems, Sharjah, United Arab Emirates (UAE), 2003,12:687 - 690
[80] Shang Z Q, Sewell J L. “Efficient noise analysis methods for large non-ideal SC and SI circuits”. In: Proceedings of the IEEE International Symposium on Circuits and Systems, Hong Kong, 1994,6:565 – 568
[81] Tlslvidis, Y.P., “ Analog MOS Integrated Circuit –Certain New Ideas, Trend, and Obstacles,” IEEE Journal of Solid-State Circuits. Vol. 80-22, pp,317 -32i June 1987.
[82] T.Olbrich, A.Richardson, Desing and self-test for switched-current building blocks. Design & Test of Computers, IEEE. Volume 13, Issue 2, Summer 1996 Page(s):10 - 17
[83]Renovell, M.; Azais, F.; Bodin, J.-C.; Bertrand, Y.; BISTing switched-current circuits Test Symposium, 1998. ATS '98. Proceedings. Seventh Asian 2-4 Dec. 1998 Page(s):372 - 377
[84] Saether, G.E, Toumazou C, Taylor G, Eckersall K.; Bell, I.M. “Concurrent self test of switched current circuits based on the S 2I-technique” IEEE International Symposium on Circuits and Systems, 1995 pp:841 - 844 vol.2
[85] Test generation of analog switched-current circuits Cheng-Ping Wang; Chin-Long Wey;Test Symposium, 1996., Proceedings of the Fifth Asian 20-22 Nov. 1996 Page(s):276 - 281
[86] De Queiroz A C M, Pinheiro P R M. Exact design of switched-current ladder filters. In:Proc of IEEE 1992 International Symposium on Circuits and Systems. San Diego CA, 1992,855-858
[87] De Queiroz A C M, Pinheiro P R M, Caloba L P. Nodal analysis of switched-current filters. IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing. 1993,40(1):10-18
[88] De Queiroz A C M, Pinheiro P R M. Bilinear switched-current ladder filters using Euler integrators. IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing. 1996,43(1):66-70
[89] S. J. Lovett, ”Characterization of MOS Transistor Mismatch for Small Geometry Devices”, M.Eng.Sc dissertation, University College Cork, Cork, Rep. Ireland.
[90] M. J. M. Pelgrom, A. C. J. Duinmaiger, and A. P. G.Welbers, “Matching properties of MOS transistors for precision analog design,” IEEE J.Solid-State Circuits, vol. 24, pp. 1433–1439, Oct. 1989.
[91] K. R. Lakshmikumar, R. A. Hadaway, and M. A. Copeland, “Characterization and modeling of mismatch in MOS transistors for precision analog design,” IEEE J. Solid-State Circuits, vol. SC-21, pp. 1057–1066,1986.
[92] 罗 岚 , 赵 光 永 , 吴 建 辉 等 . MOSFET 失 配 的 研 究 现 状 与 进 展 . 电 子 器 件 . 2004,27(4)767-771
[93] M. J. M. Pelgrom, A. C. J. Duinmaiger, and A. P. G.Welbers, “Matching properties of MOS transistors for precision analog design,” IEEE J. Solid-State Circuits, vol. 24, pp. 1433–1439, Oct. 1989.
[94] K. R. Lakshmikumar, R. A. Hadaway, and M. A. Copeland, “Characterization and modeling of mismatch in MOS transistors for precision analog design,” IEEE J. Solid-State Circuits, vol. SC-21, pp. 1057–1066, 1986.
[95] Ant6nio C. M. de Queiroz,, Paul0 R. M. Pinheiro, and Luiz P. Caldba. “Nodal Analysis of Switched-Current Filters”. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS-I1 ANALOG AND DIGITAL SIGNAL PROCESSING, VOL. 40, NO. 1, JANUARY 1993
[96] N. Nagi et al., “Fault-based automatic test generator for linear analog circuits,” in Proc. Int. Conf. Computer-Aided Design, Nov. 1993, pp. 88–91.
[97] M. Soma, “A design-for-test methodology for active analog filter,” in Proc. Int. Test Conf., Oct. 1993, pp. 183–192.
[98] F. Bouwman et al., “Application of joint time-frequency analysis in mixed-signal testing,” in Proc. Int. Test Conf., Oct. 1994, pp. 747–756.
[99] K. Arabi, B. Kaminska, and J. Rzeszut, “A new Built-In Self-Test approach for digital-to-analog and analog-to-digital converters,” in Proc. Int. Conf. Computer- Aided Design, Nov. 1994, pp. 491–494.
[100] M. F. Toner and G. W. Roberts, “A BIST scheme for a SNR test of a sigma-delta ADC,” in Proc. Int. Test Conf., Oct. 1993, pp. 805–814.
[101] E. Teraoka et al., “A Built-In Self-Test for ADC and DAC in a singlechip speech CODEC,” in Proc. Int. Test Conf., Oct. 1993, pp. 791–796.
[102] M. F. Toner and G. W. Roberts, “A BIST scheme for a SNR, gain tracking, and frequency response test of a sigma-delta ADC,” IEEE Trans. Computer-Aided Design, vol. 42, pp. 1–15, Jan. 1995.
[103]Renovell, M.; Azais, F.; Bodin, J.-C.; Bertrand, Y.;Functional and structural testing of switched-current circuits. Test Workshop 1999. Proceedings. European25-28 May 1999 Page(s):22 – 27
[104] Chen-Yang Pan and Kwang-Ting (Tim) Cheng. Pseudorandom Testing for Mixed- Signal Circuits. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 16, NO. 10, OCTOBER 1997,1173-1185
[105] C.Marzocca, F.Corsi. Mixed-signal circuit classification in a pseudorandom testing scheme. On-Line Testing Workshop, 2001. Proceedings. Seventh International 9-11 July 2001 Page(s):219 – 225
[106] M. Ohletz, “Hybrid built-in self-test for mixed analog/digital integrated circuits,” in Proc. Eur. Test Conf., Apr. 1991, pp. 307–316.
[107] C. W. Therrien, Discrete Random Signals and Statistical Signal Processing. Englewood Cliffs, NJ: Prentice-Hall, 1992.
[108] A. Oppenheim and R. Schafer, Discrete-Time Signal Processing. Englewood Cliffs, NJ: Prentice-Hall, 1989.
[109] Davies,W.D.T., ’Random Signal Testing for Evaluating System Dynamics’, Wireless World August 1966, pp 407 – 412.
[110] 李拥平,石 寅 . 一种开关电流电路时钟馈通的补偿技术 [J].半导体学报.24(7), 2003, 775-778
[111] Zeng, X. Tse, C.K.; Tang, P.S.;A new scheme for complete cancellation of charge injection distortion in second generation switched-current circuits. TENCON '95. 1995 IEEE Region 10 International Conference on Microelectronics and VLSI。6-10 Nov. 1995 Page(s):127 – 130
[112] Al-Qutayri, M.A. “A test method and DFT structure for analog modules in mixed-signal circuits”. The 2002 45th Midwest Symposium on Circuits and Systems, 2002. Volume 1, Page(s):I - 388-91
[113] J. B. Hughes, I. C. Macbeth, and D. M. Pattullo, "Switched current filters", IEE Proceedings, Vol. 137, Pt. G, No. 2, pp.156-162, April 1990.
[114] A. C. M. de Queiroz and P. M. Pinheiro, "Switched-current ladder band- passfilters", Proc. 1994 IEEE ISCAS, London, UK, pp. 309-312, May 1994
[115] J.Schechtman, A.C.M de Queiroz. L.P.Caloba. “Switched-Current Filters Using Component Simulation”. 1994 IEEE International Symposium on Circuits and Systems,Volume 5. Issue 30. pp:569 - 572
[116] M. Slamani, B. Kaminska, "Analog Circuits Fault Diagnosis Based on Sensitivity Computation and Functional Testing", IEEE Design & Test of Cornp., March, 1992, pp. 30 - 39.
[117] S. Cherubal and A. Chatterjee. Parametric Fault Diagnosis for Analog Systems Using Functional Mapping. In Proc. DATE Conference, 1999, pp. 195-200.
[118] K. Saab, N. Ben-Hamida, B. Kaminska. "Parametric Fault Simulation and Test Vector Generation", Design, Automation and Test in Europe, Paris, March, 2000, pp. 650 - 656.
[119] S. Chakrabarti, A. Chatterjee. Compact Fault Dictionary Construction for Efficient Isolation of Faults in Analog and Mixed-Signal Circuits. In Proc. 20th Anniversary Conference on Advanced Research in VLSI, Atlanta, 1999, pp. 327-341.
[120] B.R. Epstein, M. Czigler and S.R. Miller, "Fault Detection and Classification in Linear Integrated Circuits: an Application of Discrimination Analysis and Hypothesis Testing", IEEE Trans. CAD, No.12, 1993, pp. 102 - 113.
[121] W.M. Lindemeir, H.E. Graeb, K.J. Antreich, "Design Based Analog Testing by Characteristic Observation Inference", in Proc. of the IEEE International Conference on Computer-Aided Design, 1995, pp. 620 - 626.
[122] S.J. Tsai, "Test Vector Generation for Linear Analog Devices", in Proc. of International Test Conference, 1991, pp. 592 - 597.
[123] R. Spina, S. Upadhyaya, "Linear Circuit Fault Diagnosis Using Neurornorphic Analyzers", IEEE Trans. Circuits and Systems, CAS-11, Vol. 44. No. 3, 1997, pp. 188 - 196.
[124] M. Aminian, F. Aminian, "Neural-Network Based Analog-Circuit Fault Diagnosis Using Wavelet Transform as Preprocessor", IEEE Trans. Circuits and Systems, CAS-11, Vol. 47. No. 2, 2000, pp. 151 - 156. [l25] Z. Yang, M. Zwolinski, et al., "Applying a Robust Heteroscedastic Probabilistic Neural Network to Analog Fault Detection and Classification", IEEE Trans. on CAD, Vol. 19, No. 1,2000, pp. 142 - 151.
[126] S. Somayajula, E. Sanchez-Sinencio, "Analog Fault Diagnosis Based on Ramping Power Supply Current Signature Clusters", IEEE Trans. Circuits and Systems, CAS-11, Vol. 43. No. 10, 1996, pp. 703 - 71 1.
[127] V. Stopjakova, P. Malosek, M. Matej, D. Durackova, "Neural Network-Based Detection of Catastrophic Defects in Analog IC using Wavelet Decomposition", IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems, April, 2004, pp. 51 - 58.
[128] Viera Stopjaková, Pavol Maloˇsek, Marek Matej, etc, “Defect Detection in Analog and Mixed Circuits by Neural Networks Using Wavelet Analysis,” IEEE Trans on reliability vol.54, no.3, pp:441-448, 2005.
[129] V. Stopjaková, P. Maloˇsek, D. Miˇcuˇsík, M. Matej, and M. Margala, “Classification of defective analog integrated circuits using artificial neural networks,” J. Electronic Testing: Theory and Applications, vol. 20, no. 2, pp. 25–37, 2004.
[130] S. Mosin, "Neural Network-based Signature Classifier for Functional Testing of Analogue Circuits", In Proc. 8th Conference the Experience of Designing and Application of CAD System in Microelectronics CADSM'OS, Ukraine, February 2005. - P. 380 - 382.
[131] S. Mosin, "Transient Functional Test of Analogue Circuits", Informal Digest of Papers of the IEEE 10" European Test Symposium, Tallinn, Estonia, May, 2005, pp. 39 - 44.
[132] P. Brémaud, Mathematical Principles of Signal Processing, Fourier and Wavelet Analysis: Springer Verlag, 2002, pp. 171–187.
[133] S. Mallat.A Theory of Multiresolution Signal Decomposition: the wavelet represention.IEEE Trans on Pattern Anal Intell, 1989,11:674-61
[134] 姜礼平,龚沈光,胡伟文.一种基于小波分解的信号特征提取方法.武汉理工大学学报,2003,6
[135] 张静远,张冰,蒋兴舟.基于小波变换的特征提取方法分析.信号处理,2000
[136] Y. T. Chan, Wavelet Basics: Kluwer Academic Publishers, 1995, pp. 23–63.
[137] 飞思科技产品研发中心.MATLAB 6.5 辅助小波分析与应用.北京:电子工业出版社,2003