基于以太网接口的高速记录系统的研究
|
摘要
高速数据采集是采集和评估雷达回波信号的必要手段。本文设计了利用CPCI总线并且同时具有以太网数据传输接口的高速数据采集系统,将高速数据采集和以太网数据传输结合在一起。
本文的研究工作首先以高速数据采集系统为基础;针对高速数据采集系统的性能,通过高速电路设计的理论知识,并在理论分析的基础上,设计并研制了一套100MSPS、12bit的高速数据采集系统,探讨了高速数据采集系统的设计和实现中的若干技术问题。最后,通过测试表明该数据采集系统采样率可达100MSPS,有效位数达到12位。
以太网络通信经过多年的发展,目前较为常用的以太网通信的传输速率为10Mb/s、100Mb/s、1000Mb/s甚至更高。传输媒介也从最早的同轴电缆,双绞线发展到现在的光纤。以太网在计算机通信的应用中,其协议内容相对复杂,在硬件中实现比较繁琐。本文实现了一种利用成熟的以太网协议的物理层芯片,采用自拟协议的传输方案,并完成了样机的研制,实验证明了该方案具有实现简单,可靠性高的特点。
High-speed data acquisition is important and necessary for acquisition and assessment of radar echo signal. This high-speed data acquisition system designed is based on CPCI bus and have an ethernet interface. It combines high-speed date acquisition and the networking technologies.
Research of the dissertation is based on the high-speed data acquisition system at first. About the data acquisition system's performance, combining with theoretical analysis, I design and develop a suit of 100MSPS, 12-bit high-speed data acquisition system, and some techniques on design and implementation of high speed data acquisition system is discussed. The test result indicates that the sampling frequency of the data acquisition.
Among the networking technologies, Ethernet is mature with transmission speed up to 10Mb/s、100Mb/s、1000Mb/s in fiber optic communication. Transmission medium have gone the first coaxial cable, twisted pair to the current development of optical fiber.This thesis represents an innovative and reliable remote data transmission solution by overcoming this problem with a well-developed Ethernet physic layer chip. A sample system has already been made and tested. The result shows that this innovative solution is reliable and applicable.
本文的研究工作首先以高速数据采集系统为基础;针对高速数据采集系统的性能,通过高速电路设计的理论知识,并在理论分析的基础上,设计并研制了一套100MSPS、12bit的高速数据采集系统,探讨了高速数据采集系统的设计和实现中的若干技术问题。最后,通过测试表明该数据采集系统采样率可达100MSPS,有效位数达到12位。
以太网络通信经过多年的发展,目前较为常用的以太网通信的传输速率为10Mb/s、100Mb/s、1000Mb/s甚至更高。传输媒介也从最早的同轴电缆,双绞线发展到现在的光纤。以太网在计算机通信的应用中,其协议内容相对复杂,在硬件中实现比较繁琐。本文实现了一种利用成熟的以太网协议的物理层芯片,采用自拟协议的传输方案,并完成了样机的研制,实验证明了该方案具有实现简单,可靠性高的特点。
High-speed data acquisition is important and necessary for acquisition and assessment of radar echo signal. This high-speed data acquisition system designed is based on CPCI bus and have an ethernet interface. It combines high-speed date acquisition and the networking technologies.
Research of the dissertation is based on the high-speed data acquisition system at first. About the data acquisition system's performance, combining with theoretical analysis, I design and develop a suit of 100MSPS, 12-bit high-speed data acquisition system, and some techniques on design and implementation of high speed data acquisition system is discussed. The test result indicates that the sampling frequency of the data acquisition.
Among the networking technologies, Ethernet is mature with transmission speed up to 10Mb/s、100Mb/s、1000Mb/s in fiber optic communication. Transmission medium have gone the first coaxial cable, twisted pair to the current development of optical fiber.This thesis represents an innovative and reliable remote data transmission solution by overcoming this problem with a well-developed Ethernet physic layer chip. A sample system has already been made and tested. The result shows that this innovative solution is reliable and applicable.
引文
[1]丁鸳飞,耿富录,雷达原理(修订版).西安电子科技大学出版社,2000.
[2]Brace Kaufman,Solid state recorders deliver new levels of performance and features for recce,Proceedings of SPIE - The International Society for Optical Engineering,1997:149-152.
[3]Calculex Inc.s Products Specifications,www.calculex.com
[4]Seakr Engineering Inc.s Products Specifications,www.seakr.com
[5]孙辉先,高速大容量数据存储器的研制[M],硕士学位论文,中国科学研究院,2001:7-22.
[6]www.samsung.com
[7]John L.Waring,Interfaces and error management trades for solid state recorders,Proceedings of SPIE - The International Society for Optical Engineering,1999:183-191.
[8]Mark R.Klang,Solid state recorders for tactical reconnaissance,Proceedings of SPIE - The International Society for Optical Engineering,1999:175-182.
[9]Bruce Kaufman,Memory chip packaging - an enabling technology for high performance recce systems,Proceedings of SPIE - The International Society for Optical Engineering,1999:170-174.
[10]张文栋.存储测试系统的设计理论及其应用.北京:高等教育出版社.2002:12-18.
[11]王诚,FPGA/CPLD设计工具-Xilinx ISE 6.X使用详解,人民邮电出版社,2003:3-5.
[12]高光天、薛天宇、孟庆昌、华正权.模数转换器应用技术.北京:科学出版社.2001:8-9.
[13]User Guide of A/D Converter.www.analog.com
[14]熊建林,李强,胡剑平.星载长寿命大容量固态记录器.第十二届全国遥 测遥控技术年会论文集.北京:2002:315.
[15]任晓东,文博.CPLD/FPGA高级应用开发指南.北京:电子工业出版社.2003:22-26.
[16]宋万杰,罗丰,吴顺君.CPLD技术及其应用.西安:西安电子科技大学出版社.2000:83-86.
[17]任勇峰,庄新敏.VHDL与硬件实现速成.北京:国防工业出版社.2005:186-189;199-200.
[18]浦昭邦,王宝光.测控仪器设计.北京:机械工业出版社.2004:213-214.
[19]User Guide of Transformers,www.minicircuits.com
[20]User Guide of FPGA,www.xilinx.com
[21]房磊、张焕春、经亚枝.FPGA的配置及接口电路.世界电子元器件.2003:第11期.55-56.
[22]徐志军、徐光辉.CPLD/FPGA的开发与应用.北京:电子工业出版社.2003:46-51.
[23]User Guide of Flash Memory,www.samsung.com
[24]任勇峰.FLASH存储器的高速写入方法.电脑开发与应用.2001.第5期:5-6.
[25]扈啸等 USB2.0控制器CY7C68013特点与应用 单片机与嵌入式系统应用 2004.12期.
[26]宋万杰、罗丰、吴顺君,CPLD技术及其应用,西安电子科技大学出版社,2000:267-268.
[27]Howard Johnson、Martin Graham,High-Speed Digital Design,Publishing House of Electronics Industry,2003:25-29.
[28]谢金明.高速数字电路设计与噪声控制技术.北京:电子工业出版社.2003:68-77.
[29](美)Douglas E.Comer.用TCP/IP进行网际互联第2卷:设计、实现与内核.电子工业出版社,2001.4
[30](美)Anthony Jones Jim Ohlund.Windows网络编程技术 北京:机械工业出版社, 2000.3
[31]周立功等.单片机数据通讯应用技术.广州周立功单片机发展有限公司
[32]P89C58 DATA SHEET.Philips Semiconductors,2002 May 24
[33]RTL8019AS Specification.Realtek Semiconductors CO.,LTD.
[34]单片机与TCP/IP网络之以太网协议.www.laogu.com
[35]嵌入式TCP/IP协议单片机技术在网络通信中的应用.北京单片机开发网www.bjmcu.com
[36]丁展 刘海英等.Visual C++网络通信编程实用案例精选.人民邮电出版社,2004.4
[37]林瑞仲 吴越.Visual C++.NET类库应用实例.电子工业出版社,2003.11
[2]Brace Kaufman,Solid state recorders deliver new levels of performance and features for recce,Proceedings of SPIE - The International Society for Optical Engineering,1997:149-152.
[3]Calculex Inc.s Products Specifications,www.calculex.com
[4]Seakr Engineering Inc.s Products Specifications,www.seakr.com
[5]孙辉先,高速大容量数据存储器的研制[M],硕士学位论文,中国科学研究院,2001:7-22.
[6]www.samsung.com
[7]John L.Waring,Interfaces and error management trades for solid state recorders,Proceedings of SPIE - The International Society for Optical Engineering,1999:183-191.
[8]Mark R.Klang,Solid state recorders for tactical reconnaissance,Proceedings of SPIE - The International Society for Optical Engineering,1999:175-182.
[9]Bruce Kaufman,Memory chip packaging - an enabling technology for high performance recce systems,Proceedings of SPIE - The International Society for Optical Engineering,1999:170-174.
[10]张文栋.存储测试系统的设计理论及其应用.北京:高等教育出版社.2002:12-18.
[11]王诚,FPGA/CPLD设计工具-Xilinx ISE 6.X使用详解,人民邮电出版社,2003:3-5.
[12]高光天、薛天宇、孟庆昌、华正权.模数转换器应用技术.北京:科学出版社.2001:8-9.
[13]User Guide of A/D Converter.www.analog.com
[14]熊建林,李强,胡剑平.星载长寿命大容量固态记录器.第十二届全国遥 测遥控技术年会论文集.北京:2002:315.
[15]任晓东,文博.CPLD/FPGA高级应用开发指南.北京:电子工业出版社.2003:22-26.
[16]宋万杰,罗丰,吴顺君.CPLD技术及其应用.西安:西安电子科技大学出版社.2000:83-86.
[17]任勇峰,庄新敏.VHDL与硬件实现速成.北京:国防工业出版社.2005:186-189;199-200.
[18]浦昭邦,王宝光.测控仪器设计.北京:机械工业出版社.2004:213-214.
[19]User Guide of Transformers,www.minicircuits.com
[20]User Guide of FPGA,www.xilinx.com
[21]房磊、张焕春、经亚枝.FPGA的配置及接口电路.世界电子元器件.2003:第11期.55-56.
[22]徐志军、徐光辉.CPLD/FPGA的开发与应用.北京:电子工业出版社.2003:46-51.
[23]User Guide of Flash Memory,www.samsung.com
[24]任勇峰.FLASH存储器的高速写入方法.电脑开发与应用.2001.第5期:5-6.
[25]扈啸等 USB2.0控制器CY7C68013特点与应用 单片机与嵌入式系统应用 2004.12期.
[26]宋万杰、罗丰、吴顺君,CPLD技术及其应用,西安电子科技大学出版社,2000:267-268.
[27]Howard Johnson、Martin Graham,High-Speed Digital Design,Publishing House of Electronics Industry,2003:25-29.
[28]谢金明.高速数字电路设计与噪声控制技术.北京:电子工业出版社.2003:68-77.
[29](美)Douglas E.Comer.用TCP/IP进行网际互联第2卷:设计、实现与内核.电子工业出版社,2001.4
[30](美)Anthony Jones Jim Ohlund.Windows网络编程技术 北京:机械工业出版社, 2000.3
[31]周立功等.单片机数据通讯应用技术.广州周立功单片机发展有限公司
[32]P89C58 DATA SHEET.Philips Semiconductors,2002 May 24
[33]RTL8019AS Specification.Realtek Semiconductors CO.,LTD.
[34]单片机与TCP/IP网络之以太网协议.www.laogu.com
[35]嵌入式TCP/IP协议单片机技术在网络通信中的应用.北京单片机开发网www.bjmcu.com
[36]丁展 刘海英等.Visual C++网络通信编程实用案例精选.人民邮电出版社,2004.4
[37]林瑞仲 吴越.Visual C++.NET类库应用实例.电子工业出版社,2003.11