模型驱动的系统级软硬件协同设计若干关键技术研究
|
摘要
随着微电子技术和超大规模集成电路的快速发展，软硬件协同设计的应用范围越来越广，硬件的异构程度和软件的复杂性都达到了前所未有的程度。技术上的不断进步和成熟，使研究人员正逐步由RTL级设计向系统级设计转移。然而目前这一设计领域对系统的高层设计仍然研究不足，较多注重于RTL级和底层芯片的设计，对系统设计规范描述不够，传统的建模技术不能满足系统级设计的要求，结果使设计周期变长，设计修改困难。因此提高设计的抽象层次，采用模型驱动架构(MDA)的设计技术，在整个开发过程中以系统的建模行为驱动设计，已经成为解决问题的有效途径。本文尝试在系统级软硬件协同设计中融合先进的MDA的技术成果，探索出一种模型驱动的软硬件协同设计方案，解决系统功能建模、不同模型(ECDM到SystemC模型)间的自动转换等关键技术问题，使之能有效地分离功能设计与软硬件的具体实现；通过重用已有的组件，扩大设计空间；在不同抽象层次上进行综合与验证，改善设计性能，提高设计效率。作者完成的研究工作和贡献主要有以下几点：
■ 针对消费类数字应用产品的更新换代快、设计周期短的特点，提出了一种基于模型驱动的系统级设计方案。该方案采用具有实时处理的ECDMfExtended Co-Design Model)，模型作为系统功能描述模型，以软硬件协同设计为主要特征的SystemC模型作为实现模型，从而有效地分离了功能设计与具体实现；在设计初期能够对系统功能进行验证，纠正设计错误，因此可降低设计成本；通过自动化的模型变换来实现系统级综合，利用组件重用来优化设计空间搜索，因此能够提高系统设计的性能和开发效率。
■ 扩展了已有CDM(Co-Design Model)模型的实时响应特性，使之能有效地提高设计方案中系统建模的能力。扩展后的模型称为ECDM模型。CDM模型作为系统级功能描述模型，能够在高层描述和调度执行系统功能、允许不同模块并发处理，但是它没有衡量不同时间约束对于系统实现的影响程度，并且同一模块不能对多个并发条件10关系进行响应。ECDM模型通过扩展条件10关系的响应时限，增强模块处理的外壳功能，解决了CDM模型的不足，使ECDM模型具有更广泛的应用范围。
■ 提出了相应的模型转换的映射规则和算法，其特点为可灵活设置约束参数，重用已有组件等，从而可以达到设计空间优化搜索、提高设计性能的目的。
With the high-speed development of micro-electronics and very large scale integrated circuits (VLSI), hardware/software co-design (HW/SW co-design) is of wider and wider applications. The complexity and heterogeneous nature of hardware/software represent the degree of never heard of before. And with the continued advancement and maturity in technologies, the design is transferring from RTL level to system level. But now the research of the high-level design in this field is still inadequate. The researchers pay more attention to the design of RTL level and lower-level chip. Meanwhile, the system design lacks specifications and the traditional modeling technologies can't satisfy the requests of system-level design, which results in a longer period of design and difficulty in maintenances. The effective solution to these problems is to improve abstract levels of design, adopt the technology of MDA and use the model-driven method in the whole developing . process. This paper aimed to resolve some key technological problems, such as system functional modeling, automatic mapping between different models (from ECDM to SystemC) by merging the fruit of the advanced MDA technology in HW/SW co-design and explore a model-driven SW/HW co-design approach. So the paper effectively separated HW/SW implement from the functional specification and enlarged the design space by reusing components. At the same time, it enhanced design efficiency on the basis of co-synthesis and validation of different abstract levels. The major work and innovative contributions of this dissertation are concluded as follows:
■ The author proposed a system-level design flow based on model-driven considering the rapid update and shorter design period of consumable digital application products. The function specification uses a real-time process model, ECDM (extended co-design model), and the realization model is SystemC model with the principal characteristic of SW/HW co-design. Accordingly, this approach can effectively separate function design from detailed HW/SW realization. At the initial stages of design, the flow can validate systematic functions, correct design errors and reduce design cost. This paper adopts automatic model mapping to realize system-level synthesis and make use of component reuse to optimize the design space. So the solution can improve the efficiency of design and development.
■ The paper extended the real-time characteristics of the existed CDM (co-design model) and then made it to enhance the ability of system modeling effectively. The extended model is named as ECDM model. The CDM, as a system-level
■ 针对消费类数字应用产品的更新换代快、设计周期短的特点，提出了一种基于模型驱动的系统级设计方案。该方案采用具有实时处理的ECDMfExtended Co-Design Model)，模型作为系统功能描述模型，以软硬件协同设计为主要特征的SystemC模型作为实现模型，从而有效地分离了功能设计与具体实现；在设计初期能够对系统功能进行验证，纠正设计错误，因此可降低设计成本；通过自动化的模型变换来实现系统级综合，利用组件重用来优化设计空间搜索，因此能够提高系统设计的性能和开发效率。
■ 扩展了已有CDM(Co-Design Model)模型的实时响应特性，使之能有效地提高设计方案中系统建模的能力。扩展后的模型称为ECDM模型。CDM模型作为系统级功能描述模型，能够在高层描述和调度执行系统功能、允许不同模块并发处理，但是它没有衡量不同时间约束对于系统实现的影响程度，并且同一模块不能对多个并发条件10关系进行响应。ECDM模型通过扩展条件10关系的响应时限，增强模块处理的外壳功能，解决了CDM模型的不足，使ECDM模型具有更广泛的应用范围。
■ 提出了相应的模型转换的映射规则和算法，其特点为可灵活设置约束参数，重用已有组件等，从而可以达到设计空间优化搜索、提高设计性能的目的。
With the high-speed development of micro-electronics and very large scale integrated circuits (VLSI), hardware/software co-design (HW/SW co-design) is of wider and wider applications. The complexity and heterogeneous nature of hardware/software represent the degree of never heard of before. And with the continued advancement and maturity in technologies, the design is transferring from RTL level to system level. But now the research of the high-level design in this field is still inadequate. The researchers pay more attention to the design of RTL level and lower-level chip. Meanwhile, the system design lacks specifications and the traditional modeling technologies can't satisfy the requests of system-level design, which results in a longer period of design and difficulty in maintenances. The effective solution to these problems is to improve abstract levels of design, adopt the technology of MDA and use the model-driven method in the whole developing . process. This paper aimed to resolve some key technological problems, such as system functional modeling, automatic mapping between different models (from ECDM to SystemC) by merging the fruit of the advanced MDA technology in HW/SW co-design and explore a model-driven SW/HW co-design approach. So the paper effectively separated HW/SW implement from the functional specification and enlarged the design space by reusing components. At the same time, it enhanced design efficiency on the basis of co-synthesis and validation of different abstract levels. The major work and innovative contributions of this dissertation are concluded as follows:
■ The author proposed a system-level design flow based on model-driven considering the rapid update and shorter design period of consumable digital application products. The function specification uses a real-time process model, ECDM (extended co-design model), and the realization model is SystemC model with the principal characteristic of SW/HW co-design. Accordingly, this approach can effectively separate function design from detailed HW/SW realization. At the initial stages of design, the flow can validate systematic functions, correct design errors and reduce design cost. This paper adopts automatic model mapping to realize system-level synthesis and make use of component reuse to optimize the design space. So the solution can improve the efficiency of design and development.
■ The paper extended the real-time characteristics of the existed CDM (co-design model) and then made it to enhance the ability of system modeling effectively. The extended model is named as ECDM model. The CDM, as a system-level
引文
[AJK96] Aylor James H, Johnson Barry W, Kumar Sanjaya. The co-design of embedded systems. Boston:Kluwer academic pubkishers, 1996.
[Bao03] 鲍志云译,应用MDA, 北京：人民邮电出版社,2003．10。
[Bao04] 鲍志云泽, 解析MDA, 北京：人民邮电出版社,2004．2。
[BBB+03]Luca Benini, Davide Bertozzi, Davide Bruni, at el. SystemC Cosimulation and Emulation of Multiprocessor SoC Designs, IEEE computer 2003.36(4), 53-59.
[BCD+04]Pierre Boulet, Arnaud Cucurru, Jean-Luc Dekeyser, Cedric Dumoulin, Philippe Marquet, Michael Samyn, Robert de Simone, Gunther Siegel, and Thierry Saunier. "MDA for SoC Design: UML To SystemC Experiment". In USOC 2004 - International Workshop on UML for SoC Design , Jun 2004.
[BDD+03]Pierre Boulet, Jean-Luc Dekeyser, Cedric Dumoulin, Philippe Marquet, MDA for SoC Embedded Systems Design Intensive Signal Processing Experiment, SIVOES-MDA workshop at UML 2003. October 2003, San Francisco.
[Ben96] A. Bender. Design of an Optimal Loosely Coupled Heterogeneous Multiprocessor System. European Design and Test Conf., 1996, 11(2): 275-281.
[BFM+92]Berge J-M, Fonkoua A, Maginot S et al. VHDL designer's reference. Netherlands: Kluwer Academic Publishers, 1992.
[BGH+001 W. Boβung, T. Geyer, S.A. Huss, and L. Wehmeyer. Specification and Validation of Information Processing Systems by Process Encapsulation and Symbolic Execution. IEEE CSWorkshop on VLSI, Orlando, Florida, April, 2000.
[BHK99] W. BoBung, S.A. Huss, and S. Klaus. High-Level Embedded System Specifications Based on Process Activation Conditions. Journal of VLSI Signal Processing, Special Issue on System Design, Kluwer Academic Publishers, vol. 21, no. 3, pp. 277-291, 1999.
[BHL+94]J. T. Buck, S. Ha, E. A. Lee, and D. G. Messerschmitt, "Ptolemy: A framework for simulating and prototyping heterogeneous systems," Int. Journal of Computer Simulation, vol. 4, no. 155, pp. 155-182, Apr. 1994, Special issue on simulation software development. http://ptoIemy.eecs.berkeley.edu/papers/JEurSim.ps.Z.
[BHS91] F. Belina, D. Hogrefe, and A. Sarma. SDL with applications from protocol specifications. Prentice Hall, 1991.
[BN98] Bharat P.Dave and Niraj K.Jha, CASPER: Concurrent Hard Real-Time Aperiodic and Periodic Specifications of Embedded System Architectures. IEEE/ACM Proc. Design Automation and Test in Europe Conf., 1998,118-124
|Bon01] Kiran Kumar Bondalapati, Modeling and Mapping for dynamically Reconfigurable Hybrid Architectures. [PhD]. University of Southern California, August 2001.
[BST92] D. Becker. R.K. Singh and S.G. Tell, An Engineering Environment for hardware/software co-simulation, Proc. 29th design automation conf., IEEE CS press, 1992,129-134.
[CE06] 嵌入式系统的构建，Control Engineering China 2006-01-18. [OnLine-available] http://www.cechinamag.com/Article/html/2006-01/2006117104002.htm
[CEP99] Luis Alejandro Cortes, Petru Eles, Zebo Peng, "A Survey on Hardware/Software Codesign Representation Models", SAVE Project Report, Dept. of computer and Information science,linkoping University, linkoping, june 1999.
[CG02] Lukai Cai and Daniel Gajski, Variable Mapping of System Level Design. CECS Technical Report 02-32, University of California, Irvine. Oct 08, 2002.
[CG03] Lukai Cai and Daniel Gajski, Channel Mapping in System Level Design. CECS Technical Report 03-03, University of California, Irvine. Jan 7, 2003.
[CG03b] Lukai Cai and Daniel Gajski. Transaction Level Modeling in System Level Design. CECS Technical Report 03-10, University of California, Irvine. Mar 28, 2003
[CH03] Krzysztof Czarnecki and Simon Helsen, Classification of Model Transformation Approaches. OOPSLA'03 Workshop on Generative Techniques in the Context of Model-Driven Architecture. 2003.
[Che03] 程国达，嵌入式系统的软／硬件协同设计研究[博士论文]，上海：复旦大学，2003．12
[Chen05] 陈燕，基于UML的嵌入式系统系统级设计方法研究，[博士论文]，上海：复旦大学，2005。
[ChLG05] 程煊，栾静，顾君忠，软硬件协同设计环境中性能分析工具的研究与实现，计算机系统应用，2005(11)
[CHX04] 陈曦，徐宁仪编著，SystemC片上系统设计，北京科学出版社，2004年。
[CIO+99] S.J. Cunning, T.C. Ewing, J.T. Olson, J.W. Rozenblit, S. Schulz. "Towards an Integrated, Model-Based Codesign Environment," e.cbs, p. 136, IEEE Conference and Workshop on Engineering of Computer-Based Systems, 1999.
[CLN+02] W. Cesario, D. Lyonnard, G. Nicolescu, Y. Paviot, S. Yoo, A.A. Jerraya, "Multiprocessor System-on-chip platforms: a Component-Based Design Approach", in IEEE Design & Test of Computers, Vol. 19, No.6, November-December, 2002
[COB95] CHOU, P., ORTEGA, R., AND BORRIELLO, G. Interface co-synthesis techniques for embedded systems. In Proc. International Conference on Computer-Aided Design (1995), pp. 280-287.
[COH+99] Pai Chou, Ross Ortega, Ken Hines, Kurt Patridge, Gaetano Borriello ipChinook: an integrated IP-based design framework for distributed embedded systems. Jun 1999. Proceedings of the 36th ACM/IEEE conference on Design automation.
[CS02] Guy Caplat, Jean-Louis Sourrouille. "Model Mapping in MDA",UML'2002 Workshop in Software Model Engineering. Tuesday October 1st, 2002, Dresden, Germany.
[CS05] Guy Caplat, Jean-Louis Sourrouille. "Model Mapping Using Formalism Extensions," IEEE Software, vol.22, no.2, pp. 44-51, March/April, 2005.
[CVG03] Lukai Cai, Shireesh Verma and Daniel D. Gajski. Comparison of SpecC and SystemC Language for System Design. Technical Report CECS-TR-03-11, UCI, May 2003
[CYG04] Lukai Cai, Haobo Yu, Daniel Gajski, A Novel Memory Size Model for Variable-Mapping In System Level Design.Proceedings of the 2004 conference on Asia South Pacific design automation: electronic design and solution fair, pp. 812-817, 2004, Yokohama, Japan.
[DG01] Thilo Demmeler, Paolo Giusto, A universal communication model for an automotive system integration platform, Found in: Design, Automation, and Test in Europe (DATE '01) By Thilo Demmeler, Paolo Giusto Publication Date: March 2001 pp. 0047.
[DH89] D. Drusinsky and D. Harel. " Using Statecharts for hardware description and synthesis". In IEEE Transactions on Computer_Aided Design, 1989.
[DJ98] Bharat P.Dave and Niraj K.Jha, CASPER: Concurrent Hard Real-Time Aperiodic and Periodic Specifications of Embedded System Architectures. IEEE/ACM Proc. Design Automation and Test in Europe Conf., 1998,118-124
[DJ99] R.P.Dick. N.K.Jha. MOCSYN: Mufti-objective Core-based Single-chin System Synthesis. Design, Automation and Test in Europe Conf, 1999, 12(8):263-270.
[DLJ97] Bharat P.Dave, Ganesh Lakshminarayana and Niraj K.Jha, COSYN: Hardware-Software Co-Synthesis of Embedded Systems. IEEE/ACM Proc. The 34th Design Automation Conf. 1997,703-708
[Dom00] Rainer Domer, System-level Modeling and Design with the SpecC Language, dissertation, department of computer science at university of Dortmund, germany. 2000.
[DSO+03]Frederic Doucet, Sandeep Shukla, Masato Otsuka, and Rajesh Gupta, Balboa: A Component-Based Design Environment for System Models. IEEE transactions on computer-aided design of intrgrated circuits and systems, VOL. 22, NO. 12, Dec. 2003.
[DZJ98] R. Domer, J. Zhu, D. Gajski. The SpecC Language Reference Manual. University of California, Irvine, Technical Report ICS-TR-98-13, March 1998.
[EHB93] R Ernst , J Hnkel , T Berner. Hardware/ software co2synthesis for microcontroller. IEEE Design & Test of Computer, 1993 , 10(4): 64—75
[ELL+97]Stephen Edwards, Luciano Lavagno, Edward A. Lee, and Alberto Sangiovanni-Vincentelli, "Design of Embedded Systems: Formal Models, Validation, and Synthesis," in Proceedings of the IEEE, March 1997, vol. 85, pp. 366-390.
[ELL+99] S.Edwards, L.Lavagno, E .A .Lee and A.Sangiovanni-Vincentelli, Design of Embedded Systems: Formal Models,Validation and Synthesis. 1999.11,available at http://www.citeseer.net.
[EP99] P.Eles,Z.Peng,etc.,A Petri Net Based Model for Heterogeneous Embedded Systems, In IEEE NORCHIP Conference, 1999,248-255
[FMB01] Filho F.C, Maciel P, Barros E. A Petri Net Based Approach for Hardware/Software Partitioning. Integrated Circuits and Systems Design, 2001,18(6): 72-77.
[FP91] David W.Franke, Martin K.Purvis, Hardware/Software CoDesign: A Perspective. IEEE Proceeding 13th Intl. Conference on Software Engineering, 1991,344-352
[GDW+91] D.D. Gaiski, N.D. Dutt, C.H. Wu and Y.L. Lin. High-level synthesis:Introduction to chip and system design. Kluwer Academic Publishers, Boston, MA, 1991
[GG02] A. Gerstlauer, D. Gajski, "System-Level Abstraction Semantics", Proceedings of the 15th international symposium on System Synthesis, October 2002.
[GK83] D. Gajski, R. Kuhn. "Guest Editor's Introduction: New VLSI Tools". In IEEE Computer, Dec. 1983.
[GLM+02] T. Grtker, S. Liao, G. Martin and Stuart Swan. "System Design with SystemC". Kluwer Academic Publisher, 2002.
[GM93] R.K.Gupta, G De Micheli. hardware-Software Cosynthesis for Digital Systems.IEEE Design and Test of Computers, 1993, 10(7):29-41
[GSG01] P. Garg, S. Shukla, and R. Gupta. Efficient usage of concurrency models in an object-oriented co-design framework. In DATE, 2001.
[GVN+05] Daniel D. Gajski, Frank Vahid, Sanjiv Narayan and Jie Gong, 边计年等译，“Specification and Design of Embedded Systems"．机械工业出版社，2005．5。
[GVN93] D.D. Gajski, F. Vahid, and S. Narayan. "SpecCharts: A VHDL front-end for embedded systems". UC lrvine, Dept. of ICS, Technical Report 93-31, 1993.
[GZD+00] D. Gajski, J. Zhu, R. Domer, A. Gerstlauer, and S. Zhao. SpecC: Specification Language and Methodology. Kluwer Academic Publishers, January 2000.
[HLF02] HOLLOWAY S, LONG D, FITCH A. From algorithm to SoC with SystemC and Cocentric System Studio[A]. Proc of SNUG (Synopsys Users Group)[C], San, Jose: Synopsys Inc. 2002.
[HLH+] 黄瑞，栾静，环翱，顾君忠，基于扩展CDM模型的调度算法研究，计算机应用与软件。(已接收)
[HZJ01] Han Qi, Zheng Jiang, Jia Wei, IP Reusable Design Methodology[M]. IEEE, 2001
[JW05] Abmed A. Jerraya, Wayne Wolf, Hardware/software interface codesign for embedded systems. Computer, Vol. 38, issus 2, Feb. 2005, pp 63-69
[KB02] KOGEL T, BUSSAGLIA D. SystemC Based Design of an IP Forwarding Chip with Cocentric System Studio[A]. Proc of SNUG[C]. Europe:2002.
[KD88] D.C. Ku and G. DeMicheli. "HardwareC-a language for hardware design". Standford University, Technical Report CSL-TR-90-419,1988.
[KNR00] Keutzer K, Newton AR, Rabaey JM, and Sangiovarmi-Vincentelli A. System-Level Design: Orthogonalization of Concerns and Platform-Based Design. In IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Dec 2000.
[Kuc98] Kucukcakar K. Analysis of emerging core-based design lifecycle. In: proceedings of the ICCAD．San Jose，Calif 1998．445～449．
[KZ05] 康南，张忠能，模型驱动体系结构及其映射规则原理分析，计算机仿真，Vol．22，No．7，2005，PP．145-148．
[LChG05] Jing Luan, Xuan Cheng, Junzhong Gu, iCDMdt: focused the model mapping and performance optimization in embedded system design, The 5th International Conference on Computer and Information Technology (CIT2005). 2005.9
[LChG06] 栾静，程煊，顾君忠，基于需求驱动的描述模型映射技术，计算机丁程，2006．7
[LG05] 栾静，顾君忠，基于SystemC的嵌入式系统设计的描述模型，计算机科学，2005(8)
[LG06] 栾静，顾君忠，模型驱动的嵌入式系统设计与性能优化，计算机工程与应用，2006(14)
[LLL+06] 栾静，罗怡桂，吕钊，顾君忠，软硬件协同设计中模型表示与映射，计算机仿真，2006(2)。
[LP95] E.A. Lee and T. M. Parks, "Dataflow process networks," Proc. of the IEEE, May 1995, http://ptolemy.eecs.berkeley.edu/papers/processNets.
[LS97] C.H. Lee, K. G. Shin. Optimal Task Assignment in Homogeneous Networks.IEEE Trans. on Parallel and Distributed Systems, 1997, 8(7): 119-129
[Luo05] 罗怡桂，基于CDM的软硬件协同设计若干关键技术研究，[博士论文]，上海：华东师范大学，2005。
[LV98] E.A. Lee and A. Sangiovanni-Vincentelli. A framework for comparing models of computation. IEEE Trans. on CAD, December 1998.
[LV98b] Luciano Lavagno, Alberto Sangiovanni-Vincentelli, System-level design models and inplementation techniques.International conference on application of concurrency to system design.March, 1998. Fukushima, Japan.
[LYG05] 栾静，杨德仁，顾君忠，基于CDM模型的软硬件协同设计与实现，计算机工程，Vol．31，No．24，2005。
[Mac01] Leszek A. Maciaszed, Requirements Analysis and System Design: Developing Information Systems with UML, Pearson Education Limited, 2001.
[MBB01] E. P. Mariatos ,A. N. Birbas and M. K. Birbas, A Mapping Algorithm for Computer-Assisted Exploration in the Design of Embedded Systems, ACM Trans. On Design Automation of Electronic Systems, Vol. 6, No. 1, January 2001. pp 122-147
[MHN+03] M. Muraoka, H. Hamada, H. Nidhi, T. Tada, Y. Onishi, T. Hosokawa and K. Yoshida, "Vcore-based design Methodolgy," ASP-DAC2003, PP. 441-445, 2003.
[MML+01] Jos'e M. Moya, Francisco Moya, Juan Carlos L opez. A Flexible Approach to the Design of Complex Embedded Systems.
[MNM+04] M. Muraoka, H.Nishi, R.K. Morizawa, H. Yokata and Y. Onishi, "Soc architecture synthesis methodology based on high level IPs". IEICE Trans. Fundamentals, VOL. E85-A, No. 12 DEC. 2004.
[NLG04] Andr'e C. N'acul~+, Marcello Lajolo_+~+, Tony Givargis~+ Interface-Centric Abstraction Level for Rapid Hardware/Software Integration. Available online at http://www.ics.uci.edu/-givargis/pubs/W2.pdf. 2004.
[NMM+03a]H.Nishi, M. Muraoka, R.K. Morizawa, H. Yokata and H. Hamada, "Virtual Core based Synthesis of SoC Architecture ," 2003 5th International Conference on ASIC (ASICON 2003).
[NMM+03b]H.Nishi, M. Muraoka, R.K. Morizawa, H. Yokata and H. Hamada, "Synthesis for SoC Architecture Using Vcores," ASP-DAC2003,PP. 446-452,2003.
[NVG92] S. Narayan, F. Vahid, and D.D. Gajski. "System specirfication with the SpecCharts language". In IEEE Design and Test of Cmputers, Dec. 1992.
[NYJ01] Gabriela Nicolescu, Sungjoo Yoo, Ahmed A. Jerraya, "Mixed-Level Cosimulation for Fine Gradual Refinement of Communication in SoC Design," date, p. 0754, Design, Automation, and Test in Europe (DATE '01), 2001.
[OB98] Ross B.Ortega, Gaetano Bordello. Communication synthesis for distributed embedded systems. Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design Nov. 1998.
[OMG01a] "Schedulability, Performance and Time" Reply to the RFP, ARTiSAN Software Tools, I-Logix,Rational Software Corp., Telelogic AB, TimeSys Corporation, Tri-Pacific Software, revised submission, 2001
[OMG01b] "Software Process Engineering Management - The Software Process Engineering Metamodel (SPEM)" Revised Submission OMG document number: ad/2001-03-08
[OMU+03]Y. Onishi, M. Muraoka, M. Utsuki and N. Tsubaki, "Vcore-based platform for socdesign," ASP-DAC2003, PP. 453-458, 2003.
[Pan01] P. R. Panda, "SystemC a modeling platform supporting multiple design abstractions," in International Symposium on System Synthesis, pp. 75—80, Sept. 2001.
[QAH02 ]Ouadjaout S, Albenge M -F, Houzet D. VSIA interface cosynthesis [A ]. The First IEEE Int Workshop Electronic Design, Test and Applications[C]. Christchurch, New Zealand. 2002.
[RB94] Rozenblit, J. and K. Buchenrieder (editors). Codesign Computer -Aided Software/Hardware Engineering, IEEE Press, Piscataway, NJ, 1994; (?) IEEE 1994.
[Rei85] W. Reisig, Petri Nets: An Introduction, Springer-Verlag, 1985.
[RN98] Robert P. Dick and Niraj K. Jha, MOGAC: A Multi Objective Genetic Algorithm for Hardware-Software Co-synthesis of Distributed Embedded Systems, IEEE Trans, on Computer-Aided Design of Integrated Circuits and Systems. 1998,17(10),920-935
[RRS04] Elvinia Ticcobene, Alberto Rosti and Patrizia Scandurra, Improving SoC Design Flow by means of MDA and UML profiles. 2004.9
[RV97] James A. Rowson, Alberto Sangiovanni-Vincentelli. "Interface-Based Design," DAC, p. 178, Design Automation Conference, 34th Conference on (DAC'97), 1997.
[RVB+96]K. Rompaey, D. Verkest, I. Bolsens, H. De Man. "CoWare - A design environment for heterogeneous hardware/software systems". In Proceedings of the European Design Automation Conference, 1996.
[SDL93] ITU-T, Z. 100, Appendix I, ITU, SDL Methodology Guidelines (Z), ITU, 1993.
[SDM+00] Frank Slomka, Matthias Dorfel, Ralf Munzenberger and Richard Hofmann. Hardware/software co-design and rapid prototyping of embedded systems [J]. IEEE Design & Test of Computers, 2000, 17 (2): 28～38.
[Sea02] MentorGraphics, "Seamless CVE User's and Reference Manual", 2002.
[SLV00] Marco Sgroi, Luciano Lavagno, Alberto Sangiovanni-Vincentelli, Formal Models for Embedded System Design, IEEE Design &Test of Computers, 2000,17(2), 2-15
[SMK02] Frank Schirrmeister, Martin Meindl and Stan Krolikoski, "IP Authoring and Integration for HW/SW Co-Design and Reuse Lessons Learned", [Online], avaiable: http://www.eda.org/edps/edp02/PAPERS/edp02-s7_2.pdf
[SRM+98] Schulz S, Rozenblit J, Mrva M, and Buchenrieder K. Model-based Codesign. COMPUTER. 31 (8): pp. 60-67, AUG 1998.
[SRV+05] Vivek Singh, Preeti Rani, sanjeev Varshney and Sal Tiralongo, "Integration Methodology with Reusable & Configurable IPs"[Online available]: http://www.synopsys.com/sps/pdf/snugpaper_india05.pdf.
[SSM+01] M. Sgroi, M. Sheets, A. Mihal, K. Keutzer, S. Malik, J. Rabaey, A. Sangiovanni-Vincentelli, "Addressing the System-on-a-Chip Interconnect Woes Through Communication-Based Design", Proc. Of 38th Design Automation Conference, Las Vegas, June 2001.
[SystemC01] SystemC. Functional Specification For SystemC 2.0. [EB/OL] http://www.systemc.org,2001
[Tea98] Architecture Board MDA Drafting Team ,Model Driven Architecture[R]. 1998.
[TH05] 唐思章，黄勇，SOPC与嵌入式系统软硬件协同设计，[online available]，http://www.gexin.com.cn
[TM91] D.E. Thomas and P1 Moorby, The Verilog Hardware Description Language. Kluwer Academic Publishers, 1991.
[TWQ03] 汤磊，魏少军，仇玉林，软硬件协同设计方法学研究的现状与分析，固体电子学研究与进展，Vol．23，No．2，2003．5
[VCC] VCC home page. http://www.cadence.com/products/vcc.html
[VCC98] Cadence Inc. Virtual Component Codesign product documentation, Cadence Inc., 1998.
[Wang04] 汪斌，音频编解码算法及软硬什协同设计研究，[博士论文]，杭州：浙江大学，2004．5。
[WD01] 王志华，邓仰东，数字集成系统的结构化设计与高层次综合，清华大学出版社，2001年。
[Wei01] 魏少军，SOC设计方法学，设计天地，2001，5，36-38
[Wol03a] Wayne Wolf, A Decade of Hardware/Software Co-design, IEEE Computer, 2003,4, 38-43
[Wol03b] Wayne Wolf, Computers as components，Principles of embedded system design，清华大学出版社，2003．3。
[WXZh06] 王忠杰，徐晓飞，战德臣，基于特征的构件模型及其规范化设计过程，Journal of Software, Vol. 17, No. 1, January 2006, pp. 39-47。
[XGZH03] 熊悦，龚育昌，赵振西；嵌入式系统规范语言，计算机研究与发展，Vol．40，No．3，2003．
[YZL00] 姚庆栋，张朝阳，刘鹏等，系统集成芯片综述，计算机自动测量与控制，2000，8(3)，1-4
[ZDJ] J. Zhu, R. Domer, D. Gajski. "Syntax and Semantics of the SpecC Language". In Proceedings on the Seventh Workshop on Synthesis and System Integration of Mixed Technologies, Japan, December 1997.
[Zhen04] 郑刚，基于多目标优化的SoC软硬件划分技术研究，武汉大学硕士学位论文，2004
[ZhH02] 郑斌、黄国勇，通过遗传算法进行系统级软硬件划分，计算机辅助设计与图形学学报，2002．8，14(8)：731～734
[zhW02] 张兴国，吴连国，基于端口对象的嵌入式系统组件设计研究，信息技术，Vol．26，No．12，2002。
[ZLL02] 曾繁泰，李冰，李晓林，EDA工程概论，清华大学出版社，2002年。
[ZM96] V. Zivojnovic and H. Meyer, Compiled HW-SW Co-simulation, Proc. 33rd Design Automation Conf., ACM press, 1996, 690-695.
[Bao03] 鲍志云译,应用MDA, 北京：人民邮电出版社,2003．10。
[Bao04] 鲍志云泽, 解析MDA, 北京：人民邮电出版社,2004．2。
[BBB+03]Luca Benini, Davide Bertozzi, Davide Bruni, at el. SystemC Cosimulation and Emulation of Multiprocessor SoC Designs, IEEE computer 2003.36(4), 53-59.
[BCD+04]Pierre Boulet, Arnaud Cucurru, Jean-Luc Dekeyser, Cedric Dumoulin, Philippe Marquet, Michael Samyn, Robert de Simone, Gunther Siegel, and Thierry Saunier. "MDA for SoC Design: UML To SystemC Experiment". In USOC 2004 - International Workshop on UML for SoC Design , Jun 2004.
[BDD+03]Pierre Boulet, Jean-Luc Dekeyser, Cedric Dumoulin, Philippe Marquet, MDA for SoC Embedded Systems Design Intensive Signal Processing Experiment, SIVOES-MDA workshop at UML 2003. October 2003, San Francisco.
[Ben96] A. Bender. Design of an Optimal Loosely Coupled Heterogeneous Multiprocessor System. European Design and Test Conf., 1996, 11(2): 275-281.
[BFM+92]Berge J-M, Fonkoua A, Maginot S et al. VHDL designer's reference. Netherlands: Kluwer Academic Publishers, 1992.
[BGH+001 W. Boβung, T. Geyer, S.A. Huss, and L. Wehmeyer. Specification and Validation of Information Processing Systems by Process Encapsulation and Symbolic Execution. IEEE CSWorkshop on VLSI, Orlando, Florida, April, 2000.
[BHK99] W. BoBung, S.A. Huss, and S. Klaus. High-Level Embedded System Specifications Based on Process Activation Conditions. Journal of VLSI Signal Processing, Special Issue on System Design, Kluwer Academic Publishers, vol. 21, no. 3, pp. 277-291, 1999.
[BHL+94]J. T. Buck, S. Ha, E. A. Lee, and D. G. Messerschmitt, "Ptolemy: A framework for simulating and prototyping heterogeneous systems," Int. Journal of Computer Simulation, vol. 4, no. 155, pp. 155-182, Apr. 1994, Special issue on simulation software development. http://ptoIemy.eecs.berkeley.edu/papers/JEurSim.ps.Z.
[BHS91] F. Belina, D. Hogrefe, and A. Sarma. SDL with applications from protocol specifications. Prentice Hall, 1991.
[BN98] Bharat P.Dave and Niraj K.Jha, CASPER: Concurrent Hard Real-Time Aperiodic and Periodic Specifications of Embedded System Architectures. IEEE/ACM Proc. Design Automation and Test in Europe Conf., 1998,118-124
|Bon01] Kiran Kumar Bondalapati, Modeling and Mapping for dynamically Reconfigurable Hybrid Architectures. [PhD]. University of Southern California, August 2001.
[BST92] D. Becker. R.K. Singh and S.G. Tell, An Engineering Environment for hardware/software co-simulation, Proc. 29th design automation conf., IEEE CS press, 1992,129-134.
[CE06] 嵌入式系统的构建，Control Engineering China 2006-01-18. [OnLine-available] http://www.cechinamag.com/Article/html/2006-01/2006117104002.htm
[CEP99] Luis Alejandro Cortes, Petru Eles, Zebo Peng, "A Survey on Hardware/Software Codesign Representation Models", SAVE Project Report, Dept. of computer and Information science,linkoping University, linkoping, june 1999.
[CG02] Lukai Cai and Daniel Gajski, Variable Mapping of System Level Design. CECS Technical Report 02-32, University of California, Irvine. Oct 08, 2002.
[CG03] Lukai Cai and Daniel Gajski, Channel Mapping in System Level Design. CECS Technical Report 03-03, University of California, Irvine. Jan 7, 2003.
[CG03b] Lukai Cai and Daniel Gajski. Transaction Level Modeling in System Level Design. CECS Technical Report 03-10, University of California, Irvine. Mar 28, 2003
[CH03] Krzysztof Czarnecki and Simon Helsen, Classification of Model Transformation Approaches. OOPSLA'03 Workshop on Generative Techniques in the Context of Model-Driven Architecture. 2003.
[Che03] 程国达，嵌入式系统的软／硬件协同设计研究[博士论文]，上海：复旦大学，2003．12
[Chen05] 陈燕，基于UML的嵌入式系统系统级设计方法研究，[博士论文]，上海：复旦大学，2005。
[ChLG05] 程煊，栾静，顾君忠，软硬件协同设计环境中性能分析工具的研究与实现，计算机系统应用，2005(11)
[CHX04] 陈曦，徐宁仪编著，SystemC片上系统设计，北京科学出版社，2004年。
[CIO+99] S.J. Cunning, T.C. Ewing, J.T. Olson, J.W. Rozenblit, S. Schulz. "Towards an Integrated, Model-Based Codesign Environment," e.cbs, p. 136, IEEE Conference and Workshop on Engineering of Computer-Based Systems, 1999.
[CLN+02] W. Cesario, D. Lyonnard, G. Nicolescu, Y. Paviot, S. Yoo, A.A. Jerraya, "Multiprocessor System-on-chip platforms: a Component-Based Design Approach", in IEEE Design & Test of Computers, Vol. 19, No.6, November-December, 2002
[COB95] CHOU, P., ORTEGA, R., AND BORRIELLO, G. Interface co-synthesis techniques for embedded systems. In Proc. International Conference on Computer-Aided Design (1995), pp. 280-287.
[COH+99] Pai Chou, Ross Ortega, Ken Hines, Kurt Patridge, Gaetano Borriello ipChinook: an integrated IP-based design framework for distributed embedded systems. Jun 1999. Proceedings of the 36th ACM/IEEE conference on Design automation.
[CS02] Guy Caplat, Jean-Louis Sourrouille. "Model Mapping in MDA",UML'2002 Workshop in Software Model Engineering. Tuesday October 1st, 2002, Dresden, Germany.
[CS05] Guy Caplat, Jean-Louis Sourrouille. "Model Mapping Using Formalism Extensions," IEEE Software, vol.22, no.2, pp. 44-51, March/April, 2005.
[CVG03] Lukai Cai, Shireesh Verma and Daniel D. Gajski. Comparison of SpecC and SystemC Language for System Design. Technical Report CECS-TR-03-11, UCI, May 2003
[CYG04] Lukai Cai, Haobo Yu, Daniel Gajski, A Novel Memory Size Model for Variable-Mapping In System Level Design.Proceedings of the 2004 conference on Asia South Pacific design automation: electronic design and solution fair, pp. 812-817, 2004, Yokohama, Japan.
[DG01] Thilo Demmeler, Paolo Giusto, A universal communication model for an automotive system integration platform, Found in: Design, Automation, and Test in Europe (DATE '01) By Thilo Demmeler, Paolo Giusto Publication Date: March 2001 pp. 0047.
[DH89] D. Drusinsky and D. Harel. " Using Statecharts for hardware description and synthesis". In IEEE Transactions on Computer_Aided Design, 1989.
[DJ98] Bharat P.Dave and Niraj K.Jha, CASPER: Concurrent Hard Real-Time Aperiodic and Periodic Specifications of Embedded System Architectures. IEEE/ACM Proc. Design Automation and Test in Europe Conf., 1998,118-124
[DJ99] R.P.Dick. N.K.Jha. MOCSYN: Mufti-objective Core-based Single-chin System Synthesis. Design, Automation and Test in Europe Conf, 1999, 12(8):263-270.
[DLJ97] Bharat P.Dave, Ganesh Lakshminarayana and Niraj K.Jha, COSYN: Hardware-Software Co-Synthesis of Embedded Systems. IEEE/ACM Proc. The 34th Design Automation Conf. 1997,703-708
[Dom00] Rainer Domer, System-level Modeling and Design with the SpecC Language, dissertation, department of computer science at university of Dortmund, germany. 2000.
[DSO+03]Frederic Doucet, Sandeep Shukla, Masato Otsuka, and Rajesh Gupta, Balboa: A Component-Based Design Environment for System Models. IEEE transactions on computer-aided design of intrgrated circuits and systems, VOL. 22, NO. 12, Dec. 2003.
[DZJ98] R. Domer, J. Zhu, D. Gajski. The SpecC Language Reference Manual. University of California, Irvine, Technical Report ICS-TR-98-13, March 1998.
[EHB93] R Ernst , J Hnkel , T Berner. Hardware/ software co2synthesis for microcontroller. IEEE Design & Test of Computer, 1993 , 10(4): 64—75
[ELL+97]Stephen Edwards, Luciano Lavagno, Edward A. Lee, and Alberto Sangiovanni-Vincentelli, "Design of Embedded Systems: Formal Models, Validation, and Synthesis," in Proceedings of the IEEE, March 1997, vol. 85, pp. 366-390.
[ELL+99] S.Edwards, L.Lavagno, E .A .Lee and A.Sangiovanni-Vincentelli, Design of Embedded Systems: Formal Models,Validation and Synthesis. 1999.11,available at http://www.citeseer.net.
[EP99] P.Eles,Z.Peng,etc.,A Petri Net Based Model for Heterogeneous Embedded Systems, In IEEE NORCHIP Conference, 1999,248-255
[FMB01] Filho F.C, Maciel P, Barros E. A Petri Net Based Approach for Hardware/Software Partitioning. Integrated Circuits and Systems Design, 2001,18(6): 72-77.
[FP91] David W.Franke, Martin K.Purvis, Hardware/Software CoDesign: A Perspective. IEEE Proceeding 13th Intl. Conference on Software Engineering, 1991,344-352
[GDW+91] D.D. Gaiski, N.D. Dutt, C.H. Wu and Y.L. Lin. High-level synthesis:Introduction to chip and system design. Kluwer Academic Publishers, Boston, MA, 1991
[GG02] A. Gerstlauer, D. Gajski, "System-Level Abstraction Semantics", Proceedings of the 15th international symposium on System Synthesis, October 2002.
[GK83] D. Gajski, R. Kuhn. "Guest Editor's Introduction: New VLSI Tools". In IEEE Computer, Dec. 1983.
[GLM+02] T. Grtker, S. Liao, G. Martin and Stuart Swan. "System Design with SystemC". Kluwer Academic Publisher, 2002.
[GM93] R.K.Gupta, G De Micheli. hardware-Software Cosynthesis for Digital Systems.IEEE Design and Test of Computers, 1993, 10(7):29-41
[GSG01] P. Garg, S. Shukla, and R. Gupta. Efficient usage of concurrency models in an object-oriented co-design framework. In DATE, 2001.
[GVN+05] Daniel D. Gajski, Frank Vahid, Sanjiv Narayan and Jie Gong, 边计年等译，“Specification and Design of Embedded Systems"．机械工业出版社，2005．5。
[GVN93] D.D. Gajski, F. Vahid, and S. Narayan. "SpecCharts: A VHDL front-end for embedded systems". UC lrvine, Dept. of ICS, Technical Report 93-31, 1993.
[GZD+00] D. Gajski, J. Zhu, R. Domer, A. Gerstlauer, and S. Zhao. SpecC: Specification Language and Methodology. Kluwer Academic Publishers, January 2000.
[HLF02] HOLLOWAY S, LONG D, FITCH A. From algorithm to SoC with SystemC and Cocentric System Studio[A]. Proc of SNUG (Synopsys Users Group)[C], San, Jose: Synopsys Inc. 2002.
[HLH+] 黄瑞，栾静，环翱，顾君忠，基于扩展CDM模型的调度算法研究，计算机应用与软件。(已接收)
[HZJ01] Han Qi, Zheng Jiang, Jia Wei, IP Reusable Design Methodology[M]. IEEE, 2001
[JW05] Abmed A. Jerraya, Wayne Wolf, Hardware/software interface codesign for embedded systems. Computer, Vol. 38, issus 2, Feb. 2005, pp 63-69
[KB02] KOGEL T, BUSSAGLIA D. SystemC Based Design of an IP Forwarding Chip with Cocentric System Studio[A]. Proc of SNUG[C]. Europe:2002.
[KD88] D.C. Ku and G. DeMicheli. "HardwareC-a language for hardware design". Standford University, Technical Report CSL-TR-90-419,1988.
[KNR00] Keutzer K, Newton AR, Rabaey JM, and Sangiovarmi-Vincentelli A. System-Level Design: Orthogonalization of Concerns and Platform-Based Design. In IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Dec 2000.
[Kuc98] Kucukcakar K. Analysis of emerging core-based design lifecycle. In: proceedings of the ICCAD．San Jose，Calif 1998．445～449．
[KZ05] 康南，张忠能，模型驱动体系结构及其映射规则原理分析，计算机仿真，Vol．22，No．7，2005，PP．145-148．
[LChG05] Jing Luan, Xuan Cheng, Junzhong Gu, iCDMdt: focused the model mapping and performance optimization in embedded system design, The 5th International Conference on Computer and Information Technology (CIT2005). 2005.9
[LChG06] 栾静，程煊，顾君忠，基于需求驱动的描述模型映射技术，计算机丁程，2006．7
[LG05] 栾静，顾君忠，基于SystemC的嵌入式系统设计的描述模型，计算机科学，2005(8)
[LG06] 栾静，顾君忠，模型驱动的嵌入式系统设计与性能优化，计算机工程与应用，2006(14)
[LLL+06] 栾静，罗怡桂，吕钊，顾君忠，软硬件协同设计中模型表示与映射，计算机仿真，2006(2)。
[LP95] E.A. Lee and T. M. Parks, "Dataflow process networks," Proc. of the IEEE, May 1995, http://ptolemy.eecs.berkeley.edu/papers/processNets.
[LS97] C.H. Lee, K. G. Shin. Optimal Task Assignment in Homogeneous Networks.IEEE Trans. on Parallel and Distributed Systems, 1997, 8(7): 119-129
[Luo05] 罗怡桂，基于CDM的软硬件协同设计若干关键技术研究，[博士论文]，上海：华东师范大学，2005。
[LV98] E.A. Lee and A. Sangiovanni-Vincentelli. A framework for comparing models of computation. IEEE Trans. on CAD, December 1998.
[LV98b] Luciano Lavagno, Alberto Sangiovanni-Vincentelli, System-level design models and inplementation techniques.International conference on application of concurrency to system design.March, 1998. Fukushima, Japan.
[LYG05] 栾静，杨德仁，顾君忠，基于CDM模型的软硬件协同设计与实现，计算机工程，Vol．31，No．24，2005。
[Mac01] Leszek A. Maciaszed, Requirements Analysis and System Design: Developing Information Systems with UML, Pearson Education Limited, 2001.
[MBB01] E. P. Mariatos ,A. N. Birbas and M. K. Birbas, A Mapping Algorithm for Computer-Assisted Exploration in the Design of Embedded Systems, ACM Trans. On Design Automation of Electronic Systems, Vol. 6, No. 1, January 2001. pp 122-147
[MHN+03] M. Muraoka, H. Hamada, H. Nidhi, T. Tada, Y. Onishi, T. Hosokawa and K. Yoshida, "Vcore-based design Methodolgy," ASP-DAC2003, PP. 441-445, 2003.
[MML+01] Jos'e M. Moya, Francisco Moya, Juan Carlos L opez. A Flexible Approach to the Design of Complex Embedded Systems.
[MNM+04] M. Muraoka, H.Nishi, R.K. Morizawa, H. Yokata and Y. Onishi, "Soc architecture synthesis methodology based on high level IPs". IEICE Trans. Fundamentals, VOL. E85-A, No. 12 DEC. 2004.
[NLG04] Andr'e C. N'acul~+, Marcello Lajolo_+~+, Tony Givargis~+ Interface-Centric Abstraction Level for Rapid Hardware/Software Integration. Available online at http://www.ics.uci.edu/-givargis/pubs/W2.pdf. 2004.
[NMM+03a]H.Nishi, M. Muraoka, R.K. Morizawa, H. Yokata and H. Hamada, "Virtual Core based Synthesis of SoC Architecture ," 2003 5th International Conference on ASIC (ASICON 2003).
[NMM+03b]H.Nishi, M. Muraoka, R.K. Morizawa, H. Yokata and H. Hamada, "Synthesis for SoC Architecture Using Vcores," ASP-DAC2003,PP. 446-452,2003.
[NVG92] S. Narayan, F. Vahid, and D.D. Gajski. "System specirfication with the SpecCharts language". In IEEE Design and Test of Cmputers, Dec. 1992.
[NYJ01] Gabriela Nicolescu, Sungjoo Yoo, Ahmed A. Jerraya, "Mixed-Level Cosimulation for Fine Gradual Refinement of Communication in SoC Design," date, p. 0754, Design, Automation, and Test in Europe (DATE '01), 2001.
[OB98] Ross B.Ortega, Gaetano Bordello. Communication synthesis for distributed embedded systems. Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design Nov. 1998.
[OMG01a] "Schedulability, Performance and Time" Reply to the RFP, ARTiSAN Software Tools, I-Logix,Rational Software Corp., Telelogic AB, TimeSys Corporation, Tri-Pacific Software, revised submission, 2001
[OMG01b] "Software Process Engineering Management - The Software Process Engineering Metamodel (SPEM)" Revised Submission OMG document number: ad/2001-03-08
[OMU+03]Y. Onishi, M. Muraoka, M. Utsuki and N. Tsubaki, "Vcore-based platform for socdesign," ASP-DAC2003, PP. 453-458, 2003.
[Pan01] P. R. Panda, "SystemC a modeling platform supporting multiple design abstractions," in International Symposium on System Synthesis, pp. 75—80, Sept. 2001.
[QAH02 ]Ouadjaout S, Albenge M -F, Houzet D. VSIA interface cosynthesis [A ]. The First IEEE Int Workshop Electronic Design, Test and Applications[C]. Christchurch, New Zealand. 2002.
[RB94] Rozenblit, J. and K. Buchenrieder (editors). Codesign Computer -Aided Software/Hardware Engineering, IEEE Press, Piscataway, NJ, 1994; (?) IEEE 1994.
[Rei85] W. Reisig, Petri Nets: An Introduction, Springer-Verlag, 1985.
[RN98] Robert P. Dick and Niraj K. Jha, MOGAC: A Multi Objective Genetic Algorithm for Hardware-Software Co-synthesis of Distributed Embedded Systems, IEEE Trans, on Computer-Aided Design of Integrated Circuits and Systems. 1998,17(10),920-935
[RRS04] Elvinia Ticcobene, Alberto Rosti and Patrizia Scandurra, Improving SoC Design Flow by means of MDA and UML profiles. 2004.9
[RV97] James A. Rowson, Alberto Sangiovanni-Vincentelli. "Interface-Based Design," DAC, p. 178, Design Automation Conference, 34th Conference on (DAC'97), 1997.
[RVB+96]K. Rompaey, D. Verkest, I. Bolsens, H. De Man. "CoWare - A design environment for heterogeneous hardware/software systems". In Proceedings of the European Design Automation Conference, 1996.
[SDL93] ITU-T, Z. 100, Appendix I, ITU, SDL Methodology Guidelines (Z), ITU, 1993.
[SDM+00] Frank Slomka, Matthias Dorfel, Ralf Munzenberger and Richard Hofmann. Hardware/software co-design and rapid prototyping of embedded systems [J]. IEEE Design & Test of Computers, 2000, 17 (2): 28～38.
[Sea02] MentorGraphics, "Seamless CVE User's and Reference Manual", 2002.
[SLV00] Marco Sgroi, Luciano Lavagno, Alberto Sangiovanni-Vincentelli, Formal Models for Embedded System Design, IEEE Design &Test of Computers, 2000,17(2), 2-15
[SMK02] Frank Schirrmeister, Martin Meindl and Stan Krolikoski, "IP Authoring and Integration for HW/SW Co-Design and Reuse Lessons Learned", [Online], avaiable: http://www.eda.org/edps/edp02/PAPERS/edp02-s7_2.pdf
[SRM+98] Schulz S, Rozenblit J, Mrva M, and Buchenrieder K. Model-based Codesign. COMPUTER. 31 (8): pp. 60-67, AUG 1998.
[SRV+05] Vivek Singh, Preeti Rani, sanjeev Varshney and Sal Tiralongo, "Integration Methodology with Reusable & Configurable IPs"[Online available]: http://www.synopsys.com/sps/pdf/snugpaper_india05.pdf.
[SSM+01] M. Sgroi, M. Sheets, A. Mihal, K. Keutzer, S. Malik, J. Rabaey, A. Sangiovanni-Vincentelli, "Addressing the System-on-a-Chip Interconnect Woes Through Communication-Based Design", Proc. Of 38th Design Automation Conference, Las Vegas, June 2001.
[SystemC01] SystemC. Functional Specification For SystemC 2.0. [EB/OL] http://www.systemc.org,2001
[Tea98] Architecture Board MDA Drafting Team ,Model Driven Architecture[R]. 1998.
[TH05] 唐思章，黄勇，SOPC与嵌入式系统软硬件协同设计，[online available]，http://www.gexin.com.cn
[TM91] D.E. Thomas and P1 Moorby, The Verilog Hardware Description Language. Kluwer Academic Publishers, 1991.
[TWQ03] 汤磊，魏少军，仇玉林，软硬件协同设计方法学研究的现状与分析，固体电子学研究与进展，Vol．23，No．2，2003．5
[VCC] VCC home page. http://www.cadence.com/products/vcc.html
[VCC98] Cadence Inc. Virtual Component Codesign product documentation, Cadence Inc., 1998.
[Wang04] 汪斌，音频编解码算法及软硬什协同设计研究，[博士论文]，杭州：浙江大学，2004．5。
[WD01] 王志华，邓仰东，数字集成系统的结构化设计与高层次综合，清华大学出版社，2001年。
[Wei01] 魏少军，SOC设计方法学，设计天地，2001，5，36-38
[Wol03a] Wayne Wolf, A Decade of Hardware/Software Co-design, IEEE Computer, 2003,4, 38-43
[Wol03b] Wayne Wolf, Computers as components，Principles of embedded system design，清华大学出版社，2003．3。
[WXZh06] 王忠杰，徐晓飞，战德臣，基于特征的构件模型及其规范化设计过程，Journal of Software, Vol. 17, No. 1, January 2006, pp. 39-47。
[XGZH03] 熊悦，龚育昌，赵振西；嵌入式系统规范语言，计算机研究与发展，Vol．40，No．3，2003．
[YZL00] 姚庆栋，张朝阳，刘鹏等，系统集成芯片综述，计算机自动测量与控制，2000，8(3)，1-4
[ZDJ] J. Zhu, R. Domer, D. Gajski. "Syntax and Semantics of the SpecC Language". In Proceedings on the Seventh Workshop on Synthesis and System Integration of Mixed Technologies, Japan, December 1997.
[Zhen04] 郑刚，基于多目标优化的SoC软硬件划分技术研究，武汉大学硕士学位论文，2004
[ZhH02] 郑斌、黄国勇，通过遗传算法进行系统级软硬件划分，计算机辅助设计与图形学学报，2002．8，14(8)：731～734
[zhW02] 张兴国，吴连国，基于端口对象的嵌入式系统组件设计研究，信息技术，Vol．26，No．12，2002。
[ZLL02] 曾繁泰，李冰，李晓林，EDA工程概论，清华大学出版社，2002年。
[ZM96] V. Zivojnovic and H. Meyer, Compiled HW-SW Co-simulation, Proc. 33rd Design Automation Conf., ACM press, 1996, 690-695.