有线数字电视SoC芯片软硬件协同设计及其片上总线研究
摘要
数字电视正逐步取代模拟电视成为新兴的信息产业之一,即将掀起新的经济浪潮,而数字电视芯片又是数字电视的核心。随着VLSI工艺技术以及EDA工具的发展,数字电视应用需求的不断增长提高,数字电视芯片的功能和规模也在相应地增加,集成度和复杂度越来越高,单芯片、一体化已然成为当今数字电视芯片发展趋势。本文主要开展了针对有线数字电视SoC芯片系统算法与结构的设计研究。对信道解码解调部分的算法选定、芯片系统中各个功能部件的软硬件协同设计方案、系统任务调度安排以及片上总线设计等几个方面进行了分析和探讨,并给出最终解决方案和研究结果。本文主要内容安排如下:
第二章基于软硬件协同设计的方法、过程以及技术,提出一种适合有线数字电视SoC芯片设计的软硬件协同设计策略。按照SoC设计层次化的设计理念,在最粗颗粒度级上根据划分准则进行系统结构划分,力求降低信道与信源模块之间的耦合性,方便设计的同时也便于将来对系统进行扩展和更新。
第三章对芯片中信道解码解调部分进行研究,针对DVB-C标准,对影响接收性能的载波恢复、定时恢复、均衡器等关键功能模块的算法进行分析讨论,并确定实现方案。按照SoC芯片设计策略,根据算法流程对信道子系统进行架构设计和划分。结合软硬件协同设计思想,对各个功能模块的实现方式进行分析研究。给出结论。针对芯片内管理控制子系统的功能特点,提出采用基于ASIP的软硬件协同方法的实现手段。给出ASIP设计流程,完成指令集制定、硬件结构设计以及代码汇编器设计,并给出软件工作流程。
第四章对芯片中信源解码部分进行研究,按实现功能分为系统层解析、音频解码、HDTV视频解码和新一代多媒体应用四个部分。在不同颗粒度级层次上,对各个任务从实现目标、运算复杂度等方面进行分析,并结合系统实时性、灵活性以及整体性的要求,确定了各个任务及其子任务的软硬件实现方式,给出高效的解决方案,以满足实时性要求和降低实现成本。其中,在多媒体处理部分,以MPEG-4视频解码为例,分析其软件实现的运算代价,给出软件实现流程以及优化手段。针对任务本身以及各类微处理器内核的功能特点、提出采用RISC+DSP双核体系架构,以同时满足媒体处理对实时性和灵活性的要求。
第五章针对有线数字电视SoC芯片中主要任务进行分析,通过任务映射将系统任务分解为主控处理器任务和视频软硬解码任务,并根据任务特点以及系统要求制定出适当的调度策略,确定调度粒度、优化实现结构和任务处理流程。在总线设计上,分析总线任务的带宽需求。制订出多总线架构方案。对带宽需求最大的系统总线采用位宽不同的双总线架构,并提出静态时分复用与动态固定优先级相结合的系统总线仲裁机制。通过分析媒体处理系统任务特征,确立集中式仲裁架构。设计出基于核心仲裁器的调度架构以实现系统总线与局部总线之间的数据流通。
最后是全文总结和工作展望。
The digital television (DTV) is replacing the analog television to become a new information industry gradually, and it will eventually raise a new high economic tide. The IC chips for DTV is critical. As the development of VLSI technology and EDA tools, the incessant increasing requirement of DTV application, the scale of chip and functions are also increasing accordingly, the integration and complexity are more and more higher. Single-chip and integration have already been the trend of DTV chip development currently. This paper mainly focuses on the research and design about architecture and algorithm of cable-DTV SoC chip, analyses and discusses the channel demodulate/decode algorithm, the hardware/software co-design of each function part, system tasks schedule and On-Chip Bus (OCB) design. Finally, provides the solution and research result. The structure of this paper is arranged as follows.
In the second chapter, a hardware/software co-design tactic which adapts to cable DTV SoC chip has been proposed, based on the method, process and technic of hardware/software co-design. In term of the idea about hierarchical design for SoC, the system architecture partition at the most coarse granularity has been taken. The partition weakens the coupling between channel modules and source modules, is convenient for design and system extension or update in the future.
The third chapter focuses on the research about channel demodulate/decode part. Under DVB-C standard, analyses and discusses some module which affect the performance of receiver critically, such as carrier-recover, timing-recover and equalizer, provides the implement scheme. According to the tactic of SoC design, the channel sub-system has been partitioned and structured by the algorithm flow. With hardware/software co-design idea, analyses and researches the mode of each function module implementation. According as the function characteristic of manage sub-system, proposes hardware/software co-design method based on ASIP, provides the design flow of ASIP, completes the instructions set, hardware architecture design and code assembler design, also provides the software execute flow.
The fourth chapter researches the source part in the chip. According to the function, the source part can be partitioned four sub-parts, which are system-level parsing, audio decoding, HDTV video decoding and multimedia application. At various granularity level, analyses each task by its implement aim and operation complexity. Also considering the real-time, flexibility and integration, decides each task and sub-task implement mode, provides the high efficiency solution, meets the real-time requirement and decreases the cost. Thereinto, in multimedia process section, usingMPEG-4 video decoding as illustration, analyses the operation cost of software mode, provides the software implant flow and optimizing technique. According as the characteristic of tasks themselves and MCUs, proposes "RISC+DSF" double-core architecture, in order to meet real-time and flexibility requirement.
The fifth chapter analyses the main task in cable DTV SoC chip. Through task mapping, the task has been divided into master processor task and vide decoding task. According to the characteristic of task and system requirement, makes the proper schedule scheme and granularity, optimizes the structure and process flow. For the OCB, through analyzing the bus bandwidth requirement, proposes the multi-buses architecture. Especially for the system bus whose bandwidth requirement is most critical, adopts double-bus architecture. Each sub-bus of system bus has different bitwise. Proposes a static time division multiplexed with dynamic fixed priority arbitration scheme. Through analyzing the characteristic of media process task, establishes centralized arbitration architecture. Provides a schedule structure based on kernel arbitrator to realizing the data transaction between the system bus and local bus.
The last chapter is the summary of this paper and the perspective of the future work.
第二章基于软硬件协同设计的方法、过程以及技术,提出一种适合有线数字电视SoC芯片设计的软硬件协同设计策略。按照SoC设计层次化的设计理念,在最粗颗粒度级上根据划分准则进行系统结构划分,力求降低信道与信源模块之间的耦合性,方便设计的同时也便于将来对系统进行扩展和更新。
第三章对芯片中信道解码解调部分进行研究,针对DVB-C标准,对影响接收性能的载波恢复、定时恢复、均衡器等关键功能模块的算法进行分析讨论,并确定实现方案。按照SoC芯片设计策略,根据算法流程对信道子系统进行架构设计和划分。结合软硬件协同设计思想,对各个功能模块的实现方式进行分析研究。给出结论。针对芯片内管理控制子系统的功能特点,提出采用基于ASIP的软硬件协同方法的实现手段。给出ASIP设计流程,完成指令集制定、硬件结构设计以及代码汇编器设计,并给出软件工作流程。
第四章对芯片中信源解码部分进行研究,按实现功能分为系统层解析、音频解码、HDTV视频解码和新一代多媒体应用四个部分。在不同颗粒度级层次上,对各个任务从实现目标、运算复杂度等方面进行分析,并结合系统实时性、灵活性以及整体性的要求,确定了各个任务及其子任务的软硬件实现方式,给出高效的解决方案,以满足实时性要求和降低实现成本。其中,在多媒体处理部分,以MPEG-4视频解码为例,分析其软件实现的运算代价,给出软件实现流程以及优化手段。针对任务本身以及各类微处理器内核的功能特点、提出采用RISC+DSP双核体系架构,以同时满足媒体处理对实时性和灵活性的要求。
第五章针对有线数字电视SoC芯片中主要任务进行分析,通过任务映射将系统任务分解为主控处理器任务和视频软硬解码任务,并根据任务特点以及系统要求制定出适当的调度策略,确定调度粒度、优化实现结构和任务处理流程。在总线设计上,分析总线任务的带宽需求。制订出多总线架构方案。对带宽需求最大的系统总线采用位宽不同的双总线架构,并提出静态时分复用与动态固定优先级相结合的系统总线仲裁机制。通过分析媒体处理系统任务特征,确立集中式仲裁架构。设计出基于核心仲裁器的调度架构以实现系统总线与局部总线之间的数据流通。
最后是全文总结和工作展望。
The digital television (DTV) is replacing the analog television to become a new information industry gradually, and it will eventually raise a new high economic tide. The IC chips for DTV is critical. As the development of VLSI technology and EDA tools, the incessant increasing requirement of DTV application, the scale of chip and functions are also increasing accordingly, the integration and complexity are more and more higher. Single-chip and integration have already been the trend of DTV chip development currently. This paper mainly focuses on the research and design about architecture and algorithm of cable-DTV SoC chip, analyses and discusses the channel demodulate/decode algorithm, the hardware/software co-design of each function part, system tasks schedule and On-Chip Bus (OCB) design. Finally, provides the solution and research result. The structure of this paper is arranged as follows.
In the second chapter, a hardware/software co-design tactic which adapts to cable DTV SoC chip has been proposed, based on the method, process and technic of hardware/software co-design. In term of the idea about hierarchical design for SoC, the system architecture partition at the most coarse granularity has been taken. The partition weakens the coupling between channel modules and source modules, is convenient for design and system extension or update in the future.
The third chapter focuses on the research about channel demodulate/decode part. Under DVB-C standard, analyses and discusses some module which affect the performance of receiver critically, such as carrier-recover, timing-recover and equalizer, provides the implement scheme. According to the tactic of SoC design, the channel sub-system has been partitioned and structured by the algorithm flow. With hardware/software co-design idea, analyses and researches the mode of each function module implementation. According as the function characteristic of manage sub-system, proposes hardware/software co-design method based on ASIP, provides the design flow of ASIP, completes the instructions set, hardware architecture design and code assembler design, also provides the software execute flow.
The fourth chapter researches the source part in the chip. According to the function, the source part can be partitioned four sub-parts, which are system-level parsing, audio decoding, HDTV video decoding and multimedia application. At various granularity level, analyses each task by its implement aim and operation complexity. Also considering the real-time, flexibility and integration, decides each task and sub-task implement mode, provides the high efficiency solution, meets the real-time requirement and decreases the cost. Thereinto, in multimedia process section, usingMPEG-4 video decoding as illustration, analyses the operation cost of software mode, provides the software implant flow and optimizing technique. According as the characteristic of tasks themselves and MCUs, proposes "RISC+DSF" double-core architecture, in order to meet real-time and flexibility requirement.
The fifth chapter analyses the main task in cable DTV SoC chip. Through task mapping, the task has been divided into master processor task and vide decoding task. According to the characteristic of task and system requirement, makes the proper schedule scheme and granularity, optimizes the structure and process flow. For the OCB, through analyzing the bus bandwidth requirement, proposes the multi-buses architecture. Especially for the system bus whose bandwidth requirement is most critical, adopts double-bus architecture. Each sub-bus of system bus has different bitwise. Proposes a static time division multiplexed with dynamic fixed priority arbitration scheme. Through analyzing the characteristic of media process task, establishes centralized arbitration architecture. Provides a schedule structure based on kernel arbitrator to realizing the data transaction between the system bus and local bus.
The last chapter is the summary of this paper and the perspective of the future work.
引文
[1]刘修文,“数字电视有线传输技术”,电子工业出版社,2002年9月。
[2]徐孟侠,“数字电视的进展以及对中国的发展数字电视的建议”,电视技术,第4期,pp.4-11,2001年。
[3]徐孟侠,“数字电视在我国发展的可能途径”,电子科技导报,第6期,pp.10-14,1998。
[4]徐孟侠,“对技术用语‘数字(高清晰度)电视'的质疑”,电视技术,第.8期,pp.11-12,2001年。
[5]张继生,“日本数字电视地面传输标准背景分析”,电视技术,第2期,pp.7-10,2001。
[6]DVB web site:http://www.dvb.org,http://www.etsi.org
[7]ATSC web site:http://www.atsc.org
[8]ISO/ICE 13818-4,Generic Coding of Moving Pictures and Associated Audio Information:Video,Nov.,1994
[9]SGS-Thomson,"STv0297:QAM Demodulator and Decoder",Datasbeet
[10]SGS-Thomson,"ST20-TP2:Programmable Transport IC for DVB Applications",Datasheet
[11]SGS-Thomson,"STi3520:MPEG Audio/MPEG-2 Video Integrated Decoder",Datasbeet
[12]SGS-Thomson,"ST18-AUI:Six-Channel DOLBY AC3/MPEG2 Audio Decoder",Datasheet
[13]SGS-Thomson,"STi7020 FID Video and Multi-standard Audio Decoder with Integrated 2D Graphics Processor",Datasheet
[14]SoC:The Convergence Point for Solutions of the 21st Century.Keynote of IEEE CICC'2000
[15]Wolf,W.H."Hardware-software Co-design of Embedded Systems",Proceedings of the IEEE,Vol82,Issue:7,pp.967-989,July 1994.
[16]De Micbell,G.;Gupta,R.K."Hardware/software Co-design",Proceedings of the IEEE,Vol.85,Issue:3,pp.349-365,March 1997.
[17]Edwards,S.Lavagno,L.Lee,E.A.;Sangiovanni-Vincentelli,A."Design of embedded systems:formal models,validation,and synthesis",Proceedings of the IEEE,Vol.85,Issue:3,pp.366-390,March 1997.
[18]A.Takach,W.Wolf "An Introduction Model for Scheduling Constraints in Synchronous Machines",IEEE Trans.On Computers,44(1):1-12,1995
[19]M.Chiodo,P.Giusto "A Formal Methodology for Hardware/Software Codesign of Embedded System",IEEE Micro,1994
[20]Hendry,D.C.;Sananikone,D.S."Hardware/software Partitioning of Embedded Systems with Multiple Hardware processes",Computers and Digital Techniques,lEE Proceedings-,Vol.144,Issue:5,pp.285-294,Sep.1997.
[21]R.K.Gupta,C.N.Coelho,"Implementation Schemes for Hardware/Software System",IEEE computers,pp.48-55,1994
[22]R.Ernst,J.Henkel,"HW-SW Codesign of Embedded Controllers Based on Hardware Extraction",Proc.Intl.Workshop on Hardware/software Codesihn,1992
[23]J.Staunstrup,W.Wolf,"Hardware/software Co-Design:Principles and Practice",[M],Kluwer Academic Publishers,pp.235-262,1997
[24]Erik Stoy,Zebo Peng,"An Integrated Modeling Technique for Hardware/software systems",ISCAS'94,vol.1,pp.399-402,1994
[25]P.Maciel,E.Barros,W.Rosenstiel,"A Petri Net Model for Hardware/Software Codesin",Design Automation for Embedded System,vol.4,pp.243-310,Oct.,1999
[26]R.Niemann,"Hardware/Software Co-design for Data Flow Dominated Embedded Systems",[M],Kluwer Academic Publishers,1998
[27]F.Slomka,M.Dorfel,S.Spitz,"Design Process and Tools for the HW/SW Codesign and Rapid Protyping of Parallel and Heterogeneous Real-Time Communication System",PDPTA'99 Codesign Session,1999
[28]J.Kratz,"Unified Modeling Language for Real-Time systems Development",http://www.cs.kun.nl/nsccs/paper.htm,1999
[29]P.Coste,F.Hessel,"Multilanguage Design of Heterogeneous Systems",IEEE Hardware/Software Co-Design.
[30]B.Luc,A.Michel,G/Guy,"A Path Analysis Based Partitioning for Time Constrained Embedded Systems",Proceedings of Codes/Cash'98,pp.85-89,1998
[31]D.Saha,R.S.Mitra,B.Anupam,"Hardware Software Partitioning Using Genetic Algorithm",Proceedings of the 10th International Conference on VLSI Design,pp.155-160,1997
[32]A.James,H.J.Barry,K.Sanjaya,"The Codesign of Embedded Systems",[M],Kluwer Academic Publishers,pp.39-197,1996
[33]J.Henkel,R.Ernst,"An Approach to Automated Hardware/Software Partition Using a Flexible Granularity that is Driven by High-Level Estimation Techniques",[J],Very Large Scale Integration Systems,vol.9,pp.273-289,2001
[34]R.Gupta,G.D.Micheli,"Hardware-Software Cosynthesis for Digital Systems",[J].IEEE Design & Test of Computers,vol.26(4),pp.29-41,1993
[35]R.Ernst,J.Henkel,T.Benner,"Hardware/Software Co-Synthesis for Micro-Controller",[J],IEEE Design & Test of Computer,vol.25(5),pp.64-75,1993
[36]R.Niemann,P.Marwedel,"Hardware/Software Partition Using Integer Programming",[M],European Design and Test Conference,1995
[37]F.C.Filbo,P.Maciel,E.Barros,"A Petri Net Based Approach for Hardware/Software Partitioning",[J],Integrated Circiuts and systems Design,vol.15(7),pp.72-77,2001
[38]P.Eles,Z.Peng,K.Kuchiniski,"System Level Hardware/Software Partitioning Based on Simulated Annealing and Tabu Search",[J],Design Automate Embedded system,vol.2(3),pp.5-32,1996
[39]F.Balarin,M.Chiodo,A.Jurecska."Hardware-Software Co-Design of Embedded systems:A Polis Approach",[M],Kluwer Academic Press,1997
[40]Lin Ta-Cheng,Sait Sadiq,"Buffer Size Driven Partitioning for HW/SW Co-design",Proceedings of Codes/CASH'98,pp.596-601,1998
[41]P.Eles,Z.Peng,K.Kuchiniski,"System Synthesis with VHDL",Kluwer Academic Publishers,pp.63-163,1998
[42]S.I.Assan.International Technology Roadmap for Semiconductors.ITRS,1999.http://public.itrs.net
[43]Cadambi,S.;Mulpuri,C.S.;Ashar,P.N."A Fast,Inexpensive and Scalable Hardware acceleration Technique for Functional Simulation",Design Automation Conference,2002.Proceedings.39th,pp.570-575,2002.
[44]沈绪榜,杜敏,“VLSI设计导论”,高等教育出版社,1995年10月
[45]杨文化,罗晓沛,“专用集成电路的设计验证方法及一种实际的通用处理器的多级验证体系”,计算机研究与发展,Vol.36,No.6,pp.764-768,1999年6月。
[46]J.Lahteenmaki,M.Kuulusa,I.Saastamoinen,J.Nurmi,"General Bus Interface for IP Design in Proceeding of IP Based Design",Grenoble,France,pp.133-137,1999
[47]V.Madisetti,L.Shen,"Interface Design for Core Based Systems",IEEE Design & Test of Computers,vol.14(4),pp.42-51,1997
[48]牛风举,刘元成,朱明程,“基于IP复用的数字IC设计技术”,电子工业出版社,pp.22,2003
[49]Bill Cordan,"An Efficient Bus Architecture for System-on-Chip Design",IEEE Custom Integrated Circuits Conference'99,1999
[50]P.J.Aldworth,"System-on-Chip Bus Architecture for Embedded Application",IEEE International Conference on Computer Design'99,1999
[51]D.Marsh,P.Viegas,"The Bus Architecture",Power Tech Proceedings,2001 IEEE Porto,vol.3,2001
[52]S.Winegarden,"Bus Architecture of a System on a Chip with User-Configurable System Logic",IEEE Solid-State Circiuts,vol.35(3),Mar.,2000
[53]S.Winegarden,"A Bus Architecture Centric Configurable Processor System",Custom Integrated Circiuts,1999
[54]高明伦,刘聪等,“SoC中的IP重用技术与IP核标准化”,中国集成电路,vol.(12),pp.43-47,2001
[55]Lennard,Schaumoun,et al,"Standards for System-Level Design:Practical Reality or Solution in Search of a Question?",Design Automation and Test in Europe Conference and Exhibition,Paris,France,pp.576-583,2000
[56]M.Brinbaum,H.Sachs,"How VISA Answers the Soc Dilemma",Computer,vol.32(6),pp.42-49,1999
[57]VSI Alliance~(TM)Virtual Componet Interface Standard(OCB 22.0),On-Chip Bus Development Working Group,Apr.2001,(??)Virtual Socket Interface Alliance,http://www.vsi.org/librarv/specs/summary.htm
[58]Sonics μNetworks Technical Overview.http://www.sonicsinc.com/Documents/overview.pdf
[59]ARM Limited,"AMBA~(TM)Specification(Ray 2.0)",1999
[60]Silicore Corporation,"Specification for the WISHBONE System-on-Chip(SoC)Interconnection Architecture for Portable IP Cores(Revision:B.2)",2001
[61]IBM Microelectronic,"CoreConnect~(TM)Bus Architecture(White Paper)",1999
[62]Erno Salminen,Vesa Lahtinen,"Overview of Bus-based SoC Interconnection",ISCAS 2002
[63]Kyeong Keol Ryu,Eung Shin,V.J.Mooney,"A Comparison of Five Different Multiprocessor SoC Bus Architectures" Digital Systems,Design,2001,Proceedings,Euromicro Symposium,2001
[64]罗胜钦编著,“数字集成系统芯片(SOC)设计”,北京希望电子出版社,2002年9月。
[65]Digital Video Broadcasting(DVB),Framing structure,channel coding and modulation for cable systems,Apr.,1998
[66]樊昌信等,《通信原理》,国防工业出版社,1995年。
[67]John G Proakis,Digital Communication(Third edition),电子工业出版社1998年。
[68]姚庆栋,梁慧君,戴文琪,《数字无线传输》,浙江大学出版社,1992年。
[69]Anthony J.Rustako,Larry J.Greenstein,Robert S.Roman,Adel A.M.Saleh,"Using Times-Four Carrier Recovery in M-QAM Digital Radio Receivers",IEEE,Journal on Selected Areas in Communications,vol.SAC-5(3),pp.524-587,Apr.,1987
[70]A.Leclert,"Universal Carrier Recovery Loop for QASK and PSK Signal Sets",IEEE Trans.Comm,vol.COM-31,pp.130-136,Jan.,1983
[71]Hikmet Sari and Said Moridi,"New Phase and Frequency Detectors for Carrier Recovery in PSK and QAM Systems",IEEE Trans.on Comm.,vol.36(9),pp.1035-1043,Sep.,1988
[72]Ki-Yun Kim and Hyung-Jin Choi,"Design of Carrier Recovery Algorithm for High-Order QAM with Large Frequence Acquisition Range",IEEE,2001
[73]F.M.Gardner,"Interpolation in Digital Modems Part:IFundamentals",IEEE Trans.Comm.,vol.41,pp.502-508,Mar.,1993
[74]Lars Erup,F.M.Gardner,"Interpolation in Digital Modems Part Ⅱ:Implementation and Performance",IEEE Trans.Comm.,vol.41,pp.998-1008,June,1993
[75]C.W.Farrow,"A Continuously Variable Digital Delay Element",Proc.IEEE Int.Syrup.Circiuts & System.,Espoo,Finland,pp.2641-2645,June,1998
[76]F.M.Gardner,"A BPSK/QPSK Timing-Error Detector for Sampled Receivers",IEEE Trans.Comm.,vol.COM-34,pp.423-429,May,1986
[77]S.A.Altedar,N.C.Beaulieu,"Upper Bounds to the Error Probability of Decision Feedback Equalization",IEEE Trans.Inform.Theory,vol.39(1),pp.145-156,Jan.1993
[78]U.H.Qureshi,"Adaptive Equalization",Proceedings of the IEEE,vol.73(9),pp.1349-1387,Sep.,1985
[79]A.Benveniste,M.Goursat,G.Ruget,"Robust Identification of a Non-minimum Phase System:Blind Adjustment of a Linear Equalizer in Data Communications",IEEE Transactions on Automatic Control,vol.AC-25(3),pp.385-399,June,1980
[80]Y.Sato,"Self-Recoverying Algorithm for Multilevel System",IEEE Transactions on Communications,pp.679-682,June,1975
[81]D.N.Godard,"Self-Recovering Equalization and Carrier Tracking in Two-Dimensional Data Communication Systems",IEEE Transactions on Communications,vol.COM-28(11),pp.1867-1875,Nov.,1980
[82]G.Picchi,G.Prati,"Blind Equalization and Carrier Recovery Using a 'Stop-and-Go'Decision-Directed Algorithm",IEEE Transactions on Communications,vol.CoOM-35(9),pp.877-887,Sep,1987
[83]D.Mandelbaum,"On Decoding Reed-Solomon Codes",IEEE Trans.Inf.Theory,IT-17,pp, 707-712,NOV.,1971
[84]王新梅,肖国镇,“纠错码--原理与方法”,西安电子科技大学,1996年.
[85]H.M.Shao and I.S.Reed,"On the VLSI Design of a Pipeline Reed-Solomon Decoder Using Systolic Arrays",IEEE Trans.Comput.,vol.37,pp.1273-1280,Oct.,1988.
[86]R.T.Chien,"Cyclic Decoding Procedure for the Bose-Chaudhuri-Hocquenghem Codes",IEEE Trans.Inf.Theory,IT-10,pp.357-363,Oct.,1964.
[87]Marwedel,P,"Guest Editor's Introduction:Processor-Based Designs",IEEE Design & Test of Computers,vol.19,Issue:4,pp.5-6,July-Aug.,2002
[88]J.Sato;M.Imai,T.Hakata,A.Y.Alomary,N.Hikichi,"An Integrated Design Environment for Application Specific Integrated Processor",Computer Design:VLSI in Computers and Processors,1991.ICCD '91.Proceedings,1991 IEEE International Conference on,pp.414-417,1991
[89]M.K.Jain,"ASIP Design Methodologies:Survey and Issues",VLSI Design 4th Conf.,pp.76-81,2001
[90]石教英等编,“计算机体系结构”,杭州:浙江大学出版社,2000
[91]ISO/IEC 13818-1,"Information Technology-Generic Coding of Moving Pictures and Associated Audio:Systems",Nov.,1994
[92]ISO/IEC 13818-2,"Information Technology-Generic Coding of Moving Pictures and Associated Audio:Video",Nov.,1994
[93]ISO/IEC 13818-3,"Information Technology-Generic Coding of Moving Pictures and Associated Audio:Audio",Nov.,1994
[94]Thomas Wiegand,"Overview of the H.264/AVC Video Coding Standard",[J],IEEE Transactions on Circuits and Systems for Video Technology,July,2003
[95]Yukio Fuji,Junko Nakase,Katsumi Matsuno,"Implementation of Mpeg Transport Demultiplexer with a RISC-Based Microcontroller",IEEE Transaction on Consumer Electronics,vol.42(3),pp.431-438,Aug.,1996
[96]严静兰,乐陶 译,James C.Mckinney,“美国高级电视制式委员会(ATSC)数字音频压缩标准(AC-3)(ATSC A/52)”,电子卜电视电声研究所
[97]ISO/IEC 11172-3,"Information Technology Coding of Moving Pictures and Associated Audio for Digital Storage Media at up to About 1.5M bit/s Part 3:Audio",1999
[98]ISO/IEC 13818-7,"MPEG-2 Advanced Audio Coding(AAC),Apr.,1997
[99]ISO/IEC 14496-3,"Very Low Bitrate Audio-visual Coding Part 3:Audio",1999
[100]李晶,国澄明,“基于TMS320C64x 实现高清晰度视频解码的优化仿真”,天津大学硕士学位论文,2003
[101]Peter Pirsch,Hans-Joachim Stolberg,"VLSI Implementations of Image and Video Multimedia Processing Systems",IEEE Trans Circcuits and Systems For Video Technology,vol.8(7),Nov.,1998
[102]A.Choudhary,S.Ranka,"Paralle Processing for Computer Vision and Image Undersatnding",IEEE Computer,vol.25,pp.7-10,Feb.,1992
[103]M.Maresca,"Parallel Architectures for Image Processing",Proc.IEEE(Special Issue),vol.84,July,1996
[104]S.EChang,D.G.Messerschimitt,"Designing High-Throughput VLC Decoders Part Ⅰ:Concurrent VLSI Architecture",IEEE Transactions on Circuits and Systems for Video Technology,vol.2,pp.187-196,1992
[105]毛讯,“高速适配解码器设计研究”,浙江大学博士学位论文,2001
[106]龚惠民,“视频解码系统设计”,浙江大学硕士学位论文,2002
[107]Arai,Y.T.Agni and M.Nakajima,"A Fast DCT-SQ Scheme for Images",Trans IEICE,vol.71,pp.1095-1097,1988
[108]李东晓,“系统芯片中媒体增强数字信号处理器核设计研究”,浙江大学博士学位论文,2004
[109]Jeong-Min Kim,Soo-lk Chae,"A Cost-Effective Architecture for HDTV Video Decoder in ATSC Receivers",IEEE Trans on Consumer Electronics,vol.44(4),Nov.,1998
[110]M.Hill,"MPEG Standards and Its Application",MERL-Mitsubshi Electronic Research Labs,June,2002
[111]O.Fatemi,S.Panchanathan,"Classifieation of Multimedia Processors",IS&T/SPIE Conference on Media Processors,San Jose,California,Jan.,1999
[112]Zhao Wu,Wayne Wolf,"Architectural Issues in VLIW Video Signal Processors",SPIE Conference on Multimedia System and Applications,Boston,Massachusetts,Nov.,1998
[113]ISO/IEC JTC1/SC29/WG11 N3342,"Overview of the MPEG-4 Standard",Mar,2000
[114]ARM DAI0034A,ARM Ltd,"ARM940T Technical Reference Manual",2000
[115]R.B.Lee,"Subword Parallelism with MAX-2",IEEE Micro,vol.16(4),pp.51-59,Aug.,1996
[116]R.B.Lee,J.Huck,"64-bit and Multimedia Extensions for the PA-RISC 2.0 Architecture",Proceedings ofCompcon'96,IEEE CS Press,pp.152-160,1996
[117]M.Tremblay,"VIS Speeds New Media Processing",IEEE Micro,vol.16(4),pp.10-20,Aug.,1996
[118]P.Ranganathan,"Performance of Image and Video Processing with General-Purpose Processors and Media ISA Extensions",Proc.of the 1999 International Symposium on Computer Architecture,pp.124-135,1999
[119]J.L.Hennessy,D.A.Patterson,"Computer Architecture:A Quantitative Approach",3~(rd).edition,Morgan Kaufmann Publishers,Inc.,San Francisco,May,2002
[120]E.A.Lee,"Programmable DSPs:A Brief Overview",IEEE Micro,vol.10,pp.14-16,Oct.,1990
[121]P.Faraboschi,"The Latest Word in Digital and Media Processing",IEEE signal Processing Magazine,pp.59-85,Mar.,1998
[122]Texas Instruments Inc.,"TMS320C6201/C6701 Evaluation Module Technical Reference",Literature No.SPRU305,Dec.,1998
[123]李朝晖,李冬梅,何佩琨,“TMS320C6201在MPEG-4视频解码器中的应用”,单片机与嵌入式系统应用,2002年第10期,pp.51-54
[124]Labrosse,J.Jean,"μC/OS-Ⅱ,The Real-Time Kernel",Lawrence,Kansas R&D Publications,1992
[125]William Stallings,"Operating Systems Internal and Design Principles",3~(rd)Edition,Prentice Hall,1998
[126]C.L.Liu,J.W.Layland,"Scheduling algorithms for Multiprogramming in a Hard-Real-Time Environment",JACM,vol.20(1),pp.46-61,Jan.,1973
[127]S.Agarwala,C.Fuoco,T.Anderson,"A Multi-Level Memory System Architecture for High Performance DSP Applications",Computer Design,Proceedings,International Conference,Sep.,2000
[128]S.H.Khayt,"A Proposed Bus Arbitration Scheme for Multimedia Workstations",Proceedings of the International Conference on Multimedia Computing and Systems,pp.415-423,1994
[129]ANSI,"AT Attachment with Packet Interface-5(ATA/ATAPI-5)",Revision 3,Feb.,2000
[130]"Universal Serial Bus Specification:Revison 2.0",Sep.,1998
[131]ISO/IEC 802.3,"Information Technology-Telecommunications and Information Exchange Between Systems-Local and Metropolitan Area Network:Part 3",1996 Edition
[132]Heinrich Meyr,Marc Moeneclaey,Stefan A.Fechte,"Digital CommunicationReceivers Synchronization,Channel Estimation,and Signal Processing",1997,A Wiley-Interscience Publication,John Wiley & Sons,Inc..
[2]徐孟侠,“数字电视的进展以及对中国的发展数字电视的建议”,电视技术,第4期,pp.4-11,2001年。
[3]徐孟侠,“数字电视在我国发展的可能途径”,电子科技导报,第6期,pp.10-14,1998。
[4]徐孟侠,“对技术用语‘数字(高清晰度)电视'的质疑”,电视技术,第.8期,pp.11-12,2001年。
[5]张继生,“日本数字电视地面传输标准背景分析”,电视技术,第2期,pp.7-10,2001。
[6]DVB web site:http://www.dvb.org,http://www.etsi.org
[7]ATSC web site:http://www.atsc.org
[8]ISO/ICE 13818-4,Generic Coding of Moving Pictures and Associated Audio Information:Video,Nov.,1994
[9]SGS-Thomson,"STv0297:QAM Demodulator and Decoder",Datasbeet
[10]SGS-Thomson,"ST20-TP2:Programmable Transport IC for DVB Applications",Datasheet
[11]SGS-Thomson,"STi3520:MPEG Audio/MPEG-2 Video Integrated Decoder",Datasbeet
[12]SGS-Thomson,"ST18-AUI:Six-Channel DOLBY AC3/MPEG2 Audio Decoder",Datasheet
[13]SGS-Thomson,"STi7020 FID Video and Multi-standard Audio Decoder with Integrated 2D Graphics Processor",Datasheet
[14]SoC:The Convergence Point for Solutions of the 21st Century.Keynote of IEEE CICC'2000
[15]Wolf,W.H."Hardware-software Co-design of Embedded Systems",Proceedings of the IEEE,Vol82,Issue:7,pp.967-989,July 1994.
[16]De Micbell,G.;Gupta,R.K."Hardware/software Co-design",Proceedings of the IEEE,Vol.85,Issue:3,pp.349-365,March 1997.
[17]Edwards,S.Lavagno,L.Lee,E.A.;Sangiovanni-Vincentelli,A."Design of embedded systems:formal models,validation,and synthesis",Proceedings of the IEEE,Vol.85,Issue:3,pp.366-390,March 1997.
[18]A.Takach,W.Wolf "An Introduction Model for Scheduling Constraints in Synchronous Machines",IEEE Trans.On Computers,44(1):1-12,1995
[19]M.Chiodo,P.Giusto "A Formal Methodology for Hardware/Software Codesign of Embedded System",IEEE Micro,1994
[20]Hendry,D.C.;Sananikone,D.S."Hardware/software Partitioning of Embedded Systems with Multiple Hardware processes",Computers and Digital Techniques,lEE Proceedings-,Vol.144,Issue:5,pp.285-294,Sep.1997.
[21]R.K.Gupta,C.N.Coelho,"Implementation Schemes for Hardware/Software System",IEEE computers,pp.48-55,1994
[22]R.Ernst,J.Henkel,"HW-SW Codesign of Embedded Controllers Based on Hardware Extraction",Proc.Intl.Workshop on Hardware/software Codesihn,1992
[23]J.Staunstrup,W.Wolf,"Hardware/software Co-Design:Principles and Practice",[M],Kluwer Academic Publishers,pp.235-262,1997
[24]Erik Stoy,Zebo Peng,"An Integrated Modeling Technique for Hardware/software systems",ISCAS'94,vol.1,pp.399-402,1994
[25]P.Maciel,E.Barros,W.Rosenstiel,"A Petri Net Model for Hardware/Software Codesin",Design Automation for Embedded System,vol.4,pp.243-310,Oct.,1999
[26]R.Niemann,"Hardware/Software Co-design for Data Flow Dominated Embedded Systems",[M],Kluwer Academic Publishers,1998
[27]F.Slomka,M.Dorfel,S.Spitz,"Design Process and Tools for the HW/SW Codesign and Rapid Protyping of Parallel and Heterogeneous Real-Time Communication System",PDPTA'99 Codesign Session,1999
[28]J.Kratz,"Unified Modeling Language for Real-Time systems Development",http://www.cs.kun.nl/nsccs/paper.htm,1999
[29]P.Coste,F.Hessel,"Multilanguage Design of Heterogeneous Systems",IEEE Hardware/Software Co-Design.
[30]B.Luc,A.Michel,G/Guy,"A Path Analysis Based Partitioning for Time Constrained Embedded Systems",Proceedings of Codes/Cash'98,pp.85-89,1998
[31]D.Saha,R.S.Mitra,B.Anupam,"Hardware Software Partitioning Using Genetic Algorithm",Proceedings of the 10th International Conference on VLSI Design,pp.155-160,1997
[32]A.James,H.J.Barry,K.Sanjaya,"The Codesign of Embedded Systems",[M],Kluwer Academic Publishers,pp.39-197,1996
[33]J.Henkel,R.Ernst,"An Approach to Automated Hardware/Software Partition Using a Flexible Granularity that is Driven by High-Level Estimation Techniques",[J],Very Large Scale Integration Systems,vol.9,pp.273-289,2001
[34]R.Gupta,G.D.Micheli,"Hardware-Software Cosynthesis for Digital Systems",[J].IEEE Design & Test of Computers,vol.26(4),pp.29-41,1993
[35]R.Ernst,J.Henkel,T.Benner,"Hardware/Software Co-Synthesis for Micro-Controller",[J],IEEE Design & Test of Computer,vol.25(5),pp.64-75,1993
[36]R.Niemann,P.Marwedel,"Hardware/Software Partition Using Integer Programming",[M],European Design and Test Conference,1995
[37]F.C.Filbo,P.Maciel,E.Barros,"A Petri Net Based Approach for Hardware/Software Partitioning",[J],Integrated Circiuts and systems Design,vol.15(7),pp.72-77,2001
[38]P.Eles,Z.Peng,K.Kuchiniski,"System Level Hardware/Software Partitioning Based on Simulated Annealing and Tabu Search",[J],Design Automate Embedded system,vol.2(3),pp.5-32,1996
[39]F.Balarin,M.Chiodo,A.Jurecska."Hardware-Software Co-Design of Embedded systems:A Polis Approach",[M],Kluwer Academic Press,1997
[40]Lin Ta-Cheng,Sait Sadiq,"Buffer Size Driven Partitioning for HW/SW Co-design",Proceedings of Codes/CASH'98,pp.596-601,1998
[41]P.Eles,Z.Peng,K.Kuchiniski,"System Synthesis with VHDL",Kluwer Academic Publishers,pp.63-163,1998
[42]S.I.Assan.International Technology Roadmap for Semiconductors.ITRS,1999.http://public.itrs.net
[43]Cadambi,S.;Mulpuri,C.S.;Ashar,P.N."A Fast,Inexpensive and Scalable Hardware acceleration Technique for Functional Simulation",Design Automation Conference,2002.Proceedings.39th,pp.570-575,2002.
[44]沈绪榜,杜敏,“VLSI设计导论”,高等教育出版社,1995年10月
[45]杨文化,罗晓沛,“专用集成电路的设计验证方法及一种实际的通用处理器的多级验证体系”,计算机研究与发展,Vol.36,No.6,pp.764-768,1999年6月。
[46]J.Lahteenmaki,M.Kuulusa,I.Saastamoinen,J.Nurmi,"General Bus Interface for IP Design in Proceeding of IP Based Design",Grenoble,France,pp.133-137,1999
[47]V.Madisetti,L.Shen,"Interface Design for Core Based Systems",IEEE Design & Test of Computers,vol.14(4),pp.42-51,1997
[48]牛风举,刘元成,朱明程,“基于IP复用的数字IC设计技术”,电子工业出版社,pp.22,2003
[49]Bill Cordan,"An Efficient Bus Architecture for System-on-Chip Design",IEEE Custom Integrated Circuits Conference'99,1999
[50]P.J.Aldworth,"System-on-Chip Bus Architecture for Embedded Application",IEEE International Conference on Computer Design'99,1999
[51]D.Marsh,P.Viegas,"The Bus Architecture",Power Tech Proceedings,2001 IEEE Porto,vol.3,2001
[52]S.Winegarden,"Bus Architecture of a System on a Chip with User-Configurable System Logic",IEEE Solid-State Circiuts,vol.35(3),Mar.,2000
[53]S.Winegarden,"A Bus Architecture Centric Configurable Processor System",Custom Integrated Circiuts,1999
[54]高明伦,刘聪等,“SoC中的IP重用技术与IP核标准化”,中国集成电路,vol.(12),pp.43-47,2001
[55]Lennard,Schaumoun,et al,"Standards for System-Level Design:Practical Reality or Solution in Search of a Question?",Design Automation and Test in Europe Conference and Exhibition,Paris,France,pp.576-583,2000
[56]M.Brinbaum,H.Sachs,"How VISA Answers the Soc Dilemma",Computer,vol.32(6),pp.42-49,1999
[57]VSI Alliance~(TM)Virtual Componet Interface Standard(OCB 22.0),On-Chip Bus Development Working Group,Apr.2001,(??)Virtual Socket Interface Alliance,http://www.vsi.org/librarv/specs/summary.htm
[58]Sonics μNetworks Technical Overview.http://www.sonicsinc.com/Documents/overview.pdf
[59]ARM Limited,"AMBA~(TM)Specification(Ray 2.0)",1999
[60]Silicore Corporation,"Specification for the WISHBONE System-on-Chip(SoC)Interconnection Architecture for Portable IP Cores(Revision:B.2)",2001
[61]IBM Microelectronic,"CoreConnect~(TM)Bus Architecture(White Paper)",1999
[62]Erno Salminen,Vesa Lahtinen,"Overview of Bus-based SoC Interconnection",ISCAS 2002
[63]Kyeong Keol Ryu,Eung Shin,V.J.Mooney,"A Comparison of Five Different Multiprocessor SoC Bus Architectures" Digital Systems,Design,2001,Proceedings,Euromicro Symposium,2001
[64]罗胜钦编著,“数字集成系统芯片(SOC)设计”,北京希望电子出版社,2002年9月。
[65]Digital Video Broadcasting(DVB),Framing structure,channel coding and modulation for cable systems,Apr.,1998
[66]樊昌信等,《通信原理》,国防工业出版社,1995年。
[67]John G Proakis,Digital Communication(Third edition),电子工业出版社1998年。
[68]姚庆栋,梁慧君,戴文琪,《数字无线传输》,浙江大学出版社,1992年。
[69]Anthony J.Rustako,Larry J.Greenstein,Robert S.Roman,Adel A.M.Saleh,"Using Times-Four Carrier Recovery in M-QAM Digital Radio Receivers",IEEE,Journal on Selected Areas in Communications,vol.SAC-5(3),pp.524-587,Apr.,1987
[70]A.Leclert,"Universal Carrier Recovery Loop for QASK and PSK Signal Sets",IEEE Trans.Comm,vol.COM-31,pp.130-136,Jan.,1983
[71]Hikmet Sari and Said Moridi,"New Phase and Frequency Detectors for Carrier Recovery in PSK and QAM Systems",IEEE Trans.on Comm.,vol.36(9),pp.1035-1043,Sep.,1988
[72]Ki-Yun Kim and Hyung-Jin Choi,"Design of Carrier Recovery Algorithm for High-Order QAM with Large Frequence Acquisition Range",IEEE,2001
[73]F.M.Gardner,"Interpolation in Digital Modems Part:IFundamentals",IEEE Trans.Comm.,vol.41,pp.502-508,Mar.,1993
[74]Lars Erup,F.M.Gardner,"Interpolation in Digital Modems Part Ⅱ:Implementation and Performance",IEEE Trans.Comm.,vol.41,pp.998-1008,June,1993
[75]C.W.Farrow,"A Continuously Variable Digital Delay Element",Proc.IEEE Int.Syrup.Circiuts & System.,Espoo,Finland,pp.2641-2645,June,1998
[76]F.M.Gardner,"A BPSK/QPSK Timing-Error Detector for Sampled Receivers",IEEE Trans.Comm.,vol.COM-34,pp.423-429,May,1986
[77]S.A.Altedar,N.C.Beaulieu,"Upper Bounds to the Error Probability of Decision Feedback Equalization",IEEE Trans.Inform.Theory,vol.39(1),pp.145-156,Jan.1993
[78]U.H.Qureshi,"Adaptive Equalization",Proceedings of the IEEE,vol.73(9),pp.1349-1387,Sep.,1985
[79]A.Benveniste,M.Goursat,G.Ruget,"Robust Identification of a Non-minimum Phase System:Blind Adjustment of a Linear Equalizer in Data Communications",IEEE Transactions on Automatic Control,vol.AC-25(3),pp.385-399,June,1980
[80]Y.Sato,"Self-Recoverying Algorithm for Multilevel System",IEEE Transactions on Communications,pp.679-682,June,1975
[81]D.N.Godard,"Self-Recovering Equalization and Carrier Tracking in Two-Dimensional Data Communication Systems",IEEE Transactions on Communications,vol.COM-28(11),pp.1867-1875,Nov.,1980
[82]G.Picchi,G.Prati,"Blind Equalization and Carrier Recovery Using a 'Stop-and-Go'Decision-Directed Algorithm",IEEE Transactions on Communications,vol.CoOM-35(9),pp.877-887,Sep,1987
[83]D.Mandelbaum,"On Decoding Reed-Solomon Codes",IEEE Trans.Inf.Theory,IT-17,pp, 707-712,NOV.,1971
[84]王新梅,肖国镇,“纠错码--原理与方法”,西安电子科技大学,1996年.
[85]H.M.Shao and I.S.Reed,"On the VLSI Design of a Pipeline Reed-Solomon Decoder Using Systolic Arrays",IEEE Trans.Comput.,vol.37,pp.1273-1280,Oct.,1988.
[86]R.T.Chien,"Cyclic Decoding Procedure for the Bose-Chaudhuri-Hocquenghem Codes",IEEE Trans.Inf.Theory,IT-10,pp.357-363,Oct.,1964.
[87]Marwedel,P,"Guest Editor's Introduction:Processor-Based Designs",IEEE Design & Test of Computers,vol.19,Issue:4,pp.5-6,July-Aug.,2002
[88]J.Sato;M.Imai,T.Hakata,A.Y.Alomary,N.Hikichi,"An Integrated Design Environment for Application Specific Integrated Processor",Computer Design:VLSI in Computers and Processors,1991.ICCD '91.Proceedings,1991 IEEE International Conference on,pp.414-417,1991
[89]M.K.Jain,"ASIP Design Methodologies:Survey and Issues",VLSI Design 4th Conf.,pp.76-81,2001
[90]石教英等编,“计算机体系结构”,杭州:浙江大学出版社,2000
[91]ISO/IEC 13818-1,"Information Technology-Generic Coding of Moving Pictures and Associated Audio:Systems",Nov.,1994
[92]ISO/IEC 13818-2,"Information Technology-Generic Coding of Moving Pictures and Associated Audio:Video",Nov.,1994
[93]ISO/IEC 13818-3,"Information Technology-Generic Coding of Moving Pictures and Associated Audio:Audio",Nov.,1994
[94]Thomas Wiegand,"Overview of the H.264/AVC Video Coding Standard",[J],IEEE Transactions on Circuits and Systems for Video Technology,July,2003
[95]Yukio Fuji,Junko Nakase,Katsumi Matsuno,"Implementation of Mpeg Transport Demultiplexer with a RISC-Based Microcontroller",IEEE Transaction on Consumer Electronics,vol.42(3),pp.431-438,Aug.,1996
[96]严静兰,乐陶 译,James C.Mckinney,“美国高级电视制式委员会(ATSC)数字音频压缩标准(AC-3)(ATSC A/52)”,电子卜电视电声研究所
[97]ISO/IEC 11172-3,"Information Technology Coding of Moving Pictures and Associated Audio for Digital Storage Media at up to About 1.5M bit/s Part 3:Audio",1999
[98]ISO/IEC 13818-7,"MPEG-2 Advanced Audio Coding(AAC),Apr.,1997
[99]ISO/IEC 14496-3,"Very Low Bitrate Audio-visual Coding Part 3:Audio",1999
[100]李晶,国澄明,“基于TMS320C64x 实现高清晰度视频解码的优化仿真”,天津大学硕士学位论文,2003
[101]Peter Pirsch,Hans-Joachim Stolberg,"VLSI Implementations of Image and Video Multimedia Processing Systems",IEEE Trans Circcuits and Systems For Video Technology,vol.8(7),Nov.,1998
[102]A.Choudhary,S.Ranka,"Paralle Processing for Computer Vision and Image Undersatnding",IEEE Computer,vol.25,pp.7-10,Feb.,1992
[103]M.Maresca,"Parallel Architectures for Image Processing",Proc.IEEE(Special Issue),vol.84,July,1996
[104]S.EChang,D.G.Messerschimitt,"Designing High-Throughput VLC Decoders Part Ⅰ:Concurrent VLSI Architecture",IEEE Transactions on Circuits and Systems for Video Technology,vol.2,pp.187-196,1992
[105]毛讯,“高速适配解码器设计研究”,浙江大学博士学位论文,2001
[106]龚惠民,“视频解码系统设计”,浙江大学硕士学位论文,2002
[107]Arai,Y.T.Agni and M.Nakajima,"A Fast DCT-SQ Scheme for Images",Trans IEICE,vol.71,pp.1095-1097,1988
[108]李东晓,“系统芯片中媒体增强数字信号处理器核设计研究”,浙江大学博士学位论文,2004
[109]Jeong-Min Kim,Soo-lk Chae,"A Cost-Effective Architecture for HDTV Video Decoder in ATSC Receivers",IEEE Trans on Consumer Electronics,vol.44(4),Nov.,1998
[110]M.Hill,"MPEG Standards and Its Application",MERL-Mitsubshi Electronic Research Labs,June,2002
[111]O.Fatemi,S.Panchanathan,"Classifieation of Multimedia Processors",IS&T/SPIE Conference on Media Processors,San Jose,California,Jan.,1999
[112]Zhao Wu,Wayne Wolf,"Architectural Issues in VLIW Video Signal Processors",SPIE Conference on Multimedia System and Applications,Boston,Massachusetts,Nov.,1998
[113]ISO/IEC JTC1/SC29/WG11 N3342,"Overview of the MPEG-4 Standard",Mar,2000
[114]ARM DAI0034A,ARM Ltd,"ARM940T Technical Reference Manual",2000
[115]R.B.Lee,"Subword Parallelism with MAX-2",IEEE Micro,vol.16(4),pp.51-59,Aug.,1996
[116]R.B.Lee,J.Huck,"64-bit and Multimedia Extensions for the PA-RISC 2.0 Architecture",Proceedings ofCompcon'96,IEEE CS Press,pp.152-160,1996
[117]M.Tremblay,"VIS Speeds New Media Processing",IEEE Micro,vol.16(4),pp.10-20,Aug.,1996
[118]P.Ranganathan,"Performance of Image and Video Processing with General-Purpose Processors and Media ISA Extensions",Proc.of the 1999 International Symposium on Computer Architecture,pp.124-135,1999
[119]J.L.Hennessy,D.A.Patterson,"Computer Architecture:A Quantitative Approach",3~(rd).edition,Morgan Kaufmann Publishers,Inc.,San Francisco,May,2002
[120]E.A.Lee,"Programmable DSPs:A Brief Overview",IEEE Micro,vol.10,pp.14-16,Oct.,1990
[121]P.Faraboschi,"The Latest Word in Digital and Media Processing",IEEE signal Processing Magazine,pp.59-85,Mar.,1998
[122]Texas Instruments Inc.,"TMS320C6201/C6701 Evaluation Module Technical Reference",Literature No.SPRU305,Dec.,1998
[123]李朝晖,李冬梅,何佩琨,“TMS320C6201在MPEG-4视频解码器中的应用”,单片机与嵌入式系统应用,2002年第10期,pp.51-54
[124]Labrosse,J.Jean,"μC/OS-Ⅱ,The Real-Time Kernel",Lawrence,Kansas R&D Publications,1992
[125]William Stallings,"Operating Systems Internal and Design Principles",3~(rd)Edition,Prentice Hall,1998
[126]C.L.Liu,J.W.Layland,"Scheduling algorithms for Multiprogramming in a Hard-Real-Time Environment",JACM,vol.20(1),pp.46-61,Jan.,1973
[127]S.Agarwala,C.Fuoco,T.Anderson,"A Multi-Level Memory System Architecture for High Performance DSP Applications",Computer Design,Proceedings,International Conference,Sep.,2000
[128]S.H.Khayt,"A Proposed Bus Arbitration Scheme for Multimedia Workstations",Proceedings of the International Conference on Multimedia Computing and Systems,pp.415-423,1994
[129]ANSI,"AT Attachment with Packet Interface-5(ATA/ATAPI-5)",Revision 3,Feb.,2000
[130]"Universal Serial Bus Specification:Revison 2.0",Sep.,1998
[131]ISO/IEC 802.3,"Information Technology-Telecommunications and Information Exchange Between Systems-Local and Metropolitan Area Network:Part 3",1996 Edition
[132]Heinrich Meyr,Marc Moeneclaey,Stefan A.Fechte,"Digital CommunicationReceivers Synchronization,Channel Estimation,and Signal Processing",1997,A Wiley-Interscience Publication,John Wiley & Sons,Inc..