数字进化硬件关键技术研究
|
摘要
进化硬件是一种将进化算法与可重构器件有机结合的硬件系统,它与传统硬件的不同在于其具有自组织、自适应和自修复能力。进化硬件的研究对新型智能电路和芯片设计方法,对构建自组织、自适应和自修复的硬件系统,对解决当前复杂集成电路和芯片设计中面临的各种重大问题,对实现航空航天飞行器的高可靠性、长期可用性,都具有非常重要的理论意义和实用价值。
针对数字进化硬件的关键技术,论文分别研究了进化算法的设计与应用、复杂数字电路的在线进化技术及基于进化硬件的强容错三模冗余系统结构与容错机制。
1.给出了进化算法模型与设计步骤,对其4个分支进行了分析与比较,提出了一种基于进化算法的自适应形态滤波器结构及设计方法,以遗传算法作为优化工具,在Xilinx XCV2000-E FPGA上对滤波器结构和参数(滤波算法、结构元素形状和尺寸)进行在线优化。对典型噪声的滤波结果表明,该滤波器能够根据噪声的不同自适应调整结构和参数,鲁棒性好,滤波性能优于均值滤波器和中值滤波器,且该滤波器采用硬件实现,便于在嵌入式系统中应用。
2.为提高进化收敛速度,提出了一种基于猴王婚配机制的免疫遗传算法,模拟猴王婚配机制将交叉有效引至算法中,并保留最优个体以保证算法的收敛性,同时通过双变异、自适应变异和模拟褪火等机制提高搜索效率,采用相异矩阵和模糊选择法简化计算过程。给出了算法原理、步骤和收敛性证明,通过函数优化、数字逻辑电路在线进化和图像滤波器的在线进化对算法性能进行了测试,结果表明,该算法可有效克服遗传算法的早熟收敛问题,加快收敛速度。
3.分析了进化大规模电路存在的困难和解决方法,针对寄存器级数字电路的进化,提出了生长进化方法。该方法首先将复杂电路分解为不同的种子电路,然后结合L系统的生长方法递增进化,随时保护已进化成功的电路结构,并采用增长验证评估方法解决在线验证评估难题。结果表明,采用生长进化方法进化出的电路规模和进化速度均优于传统的直接进化方法。
4.针对片上系统进化,提出了一种基于可进化实时可参数化核(RTP核)的设计方法,可根据用户设计实时改变软IP核的功能。给出了可进化RTP核的概念和模型,并以HDB3编码器设计为例,给出了可进化RTP核的进化设计方法和基于可进化RTP核的片上系统设计方法。使用可进化RTP核可实现片上系统的在线进化、自适应与自修复,为进化硬件的工程应用提供了一种可行的实现方法。
5.为提高太空恶劣环境中电子系统的可靠性,将进化硬件与传统三模冗余(TMR)容错思想相结合,提出了一种具有多种在线自修复机制的强容错TMR系统结构及设计方法,可以在不影响系统正常工作的前提下实现故障模块的在线修复。该系统采用TMR结构,可实时检测并定位故障模块;模块中每个组件均有备件,故障发生时可通过备件切换法快速自修复,同时模块中每个组件也可通过进化进行修复;另外还通过异构冗余设计降低2个以上模块同时发生故障的概率。给出了系统结构和可靠性模型,推出了可靠性计算公式,对系统的可靠性进行了理论分析,并以具有片内三模冗余的HDB3编码器系统设计为例进行验证,结果表明系统可靠性得到很大提高。
Evolvable hardware is a kind of hardware system that integrates the evolutionary algorithm with the reconfigurable hardware organically. And the capabilities of self-organization, self-adaption and self-repair make it much larruping from the conventional hardware. There are great value of practicality and theoretical meaning to research on evolvable hardware, for the design of the new smart circuits and CMOS chips, for the construction of self-organizing, self-adaptive and self-repairing hardware systems, for the open problems of designing complex integrate circuits and CMOS chips, and for the requirement of high reliability and long mission life of the space aircrafts.
In this thesis, key technologies of digital evolvable hardware, including the design and applications of evolutionary algorithm, the online evolution technologies of the complex digital circuits, and the system structure and fault-tolerance mechanisms of the evolvable hardware-based triple-module redundancy systems, have been explored.
1. The model and design steps of evolutionary algorithm is given, and analysis and comparison is given on its four main branches. A system structure and design method of adaptive mathematical morphology filter based on evolutionary algorithm is proposed. Not only filtering algorithms can be adjusted adaptively, but also shape, amplitude and width of the structure elements can be regulated automatically. Taking genetic algorithm as optimizing engine, the architecture of filter is implemented on Xilinx XCV2000-E FPGA and optimized online. Results of online filtering show that the filter can adjust its architecture and parameters adaptively according to different types of noises, thus has good robustness and better filtering performance than mean filter and median filter. Moreover, the filter is implemented on hardware, which makes it a very promising filter for embedded systems.
2. An immune genetic algorithm based on the monkey-king’s marriage mechanism (MMIGA) is proposed to accelerate the convergence speed. The antibody set is modeled as a monkey colony, which is divided into male and female sub-colonies according to the individual’s affinity to the antigen, and the super individual is the monkey-king. All the female monkeys marry to the monkey-king with a certain probability and then perform gene mutation to breed descendants; the male monkeys breed descendants by simulating the immune response process of cloning, adaptive mutating, annealing keeping and fuzzy dislike matrix selecting; whereas the monkey-king is maintained to the next generation. The principles, steps and convergence proof of MMIGA are given. Contrast studies in function optimization, online evolutionary design of digital circuits and image filter indicate the superior performance of MMIGA over the genetic algorithm.
3. The difficulties and probable solutions on evolving complerx digital circuits are analyzed, and aiming at the difficulty of evolving complex circuits, a growing evolutionary approach suitable for online evolution is proposed. The complex digital circuit is decomposed into simpler seed circuits, then the evolution approach that simulates the process of the plant’s growth unties the circuits’scalability. Meanwhile, in order to solve the online evaluation problem, an incremental evaluation approach is used to substitute for the conventional exhaustive evaluation method, which enhanced the evolution speed greatly. Contrast results show that the growing approach performs more effective than evolving directly, whether on the electric circuits’scale or the evolution speed.
4. Aiming at evolving systems-on-chip, a new online design method is proposed, in which the run-time parameterizable (RTP) cores are utilized as building blocks, and the function of the soft IP core may change real time according to consumer’s demand. The concept and model of evolvable RTP core is given, and the design method is proof-tested by a HDB3 coder system-on-chip. Using the building blocks of evolvable RTP cores, digital hardware systems can be evolutionary designed online, and perform self-adapting and self-repairing online, thus open a viable way for the real-world applications of evolvable hardware.
5. A new system structure and design method of triple-module redundancy (TMR) systems with multi-ply online self-repair mechanisms that need not affect the system’s normal operation is proposed by introducing evolvable hardware into the traditional TMR system. The system has a structure of TMR in the mass, which can check the fault module autonomously; each module is made up of subassemblies with spare parts, and can recover from fault quickly by switching to the spare parts; while each subassembly in the module can be repaired through evolution; moreover, redundant circuits with different structures are applied to avoid the synchronously arriving of fault at more than 2 modules. The system structure and reliability model is given, the reliability formula is educed, and the reliability of the system is analyzed in theory. The design method is proof-tested by a TMR HDB3 coder system-on-chip. It is shown that the reliability of the system has been enhanced greatly.
针对数字进化硬件的关键技术,论文分别研究了进化算法的设计与应用、复杂数字电路的在线进化技术及基于进化硬件的强容错三模冗余系统结构与容错机制。
1.给出了进化算法模型与设计步骤,对其4个分支进行了分析与比较,提出了一种基于进化算法的自适应形态滤波器结构及设计方法,以遗传算法作为优化工具,在Xilinx XCV2000-E FPGA上对滤波器结构和参数(滤波算法、结构元素形状和尺寸)进行在线优化。对典型噪声的滤波结果表明,该滤波器能够根据噪声的不同自适应调整结构和参数,鲁棒性好,滤波性能优于均值滤波器和中值滤波器,且该滤波器采用硬件实现,便于在嵌入式系统中应用。
2.为提高进化收敛速度,提出了一种基于猴王婚配机制的免疫遗传算法,模拟猴王婚配机制将交叉有效引至算法中,并保留最优个体以保证算法的收敛性,同时通过双变异、自适应变异和模拟褪火等机制提高搜索效率,采用相异矩阵和模糊选择法简化计算过程。给出了算法原理、步骤和收敛性证明,通过函数优化、数字逻辑电路在线进化和图像滤波器的在线进化对算法性能进行了测试,结果表明,该算法可有效克服遗传算法的早熟收敛问题,加快收敛速度。
3.分析了进化大规模电路存在的困难和解决方法,针对寄存器级数字电路的进化,提出了生长进化方法。该方法首先将复杂电路分解为不同的种子电路,然后结合L系统的生长方法递增进化,随时保护已进化成功的电路结构,并采用增长验证评估方法解决在线验证评估难题。结果表明,采用生长进化方法进化出的电路规模和进化速度均优于传统的直接进化方法。
4.针对片上系统进化,提出了一种基于可进化实时可参数化核(RTP核)的设计方法,可根据用户设计实时改变软IP核的功能。给出了可进化RTP核的概念和模型,并以HDB3编码器设计为例,给出了可进化RTP核的进化设计方法和基于可进化RTP核的片上系统设计方法。使用可进化RTP核可实现片上系统的在线进化、自适应与自修复,为进化硬件的工程应用提供了一种可行的实现方法。
5.为提高太空恶劣环境中电子系统的可靠性,将进化硬件与传统三模冗余(TMR)容错思想相结合,提出了一种具有多种在线自修复机制的强容错TMR系统结构及设计方法,可以在不影响系统正常工作的前提下实现故障模块的在线修复。该系统采用TMR结构,可实时检测并定位故障模块;模块中每个组件均有备件,故障发生时可通过备件切换法快速自修复,同时模块中每个组件也可通过进化进行修复;另外还通过异构冗余设计降低2个以上模块同时发生故障的概率。给出了系统结构和可靠性模型,推出了可靠性计算公式,对系统的可靠性进行了理论分析,并以具有片内三模冗余的HDB3编码器系统设计为例进行验证,结果表明系统可靠性得到很大提高。
Evolvable hardware is a kind of hardware system that integrates the evolutionary algorithm with the reconfigurable hardware organically. And the capabilities of self-organization, self-adaption and self-repair make it much larruping from the conventional hardware. There are great value of practicality and theoretical meaning to research on evolvable hardware, for the design of the new smart circuits and CMOS chips, for the construction of self-organizing, self-adaptive and self-repairing hardware systems, for the open problems of designing complex integrate circuits and CMOS chips, and for the requirement of high reliability and long mission life of the space aircrafts.
In this thesis, key technologies of digital evolvable hardware, including the design and applications of evolutionary algorithm, the online evolution technologies of the complex digital circuits, and the system structure and fault-tolerance mechanisms of the evolvable hardware-based triple-module redundancy systems, have been explored.
1. The model and design steps of evolutionary algorithm is given, and analysis and comparison is given on its four main branches. A system structure and design method of adaptive mathematical morphology filter based on evolutionary algorithm is proposed. Not only filtering algorithms can be adjusted adaptively, but also shape, amplitude and width of the structure elements can be regulated automatically. Taking genetic algorithm as optimizing engine, the architecture of filter is implemented on Xilinx XCV2000-E FPGA and optimized online. Results of online filtering show that the filter can adjust its architecture and parameters adaptively according to different types of noises, thus has good robustness and better filtering performance than mean filter and median filter. Moreover, the filter is implemented on hardware, which makes it a very promising filter for embedded systems.
2. An immune genetic algorithm based on the monkey-king’s marriage mechanism (MMIGA) is proposed to accelerate the convergence speed. The antibody set is modeled as a monkey colony, which is divided into male and female sub-colonies according to the individual’s affinity to the antigen, and the super individual is the monkey-king. All the female monkeys marry to the monkey-king with a certain probability and then perform gene mutation to breed descendants; the male monkeys breed descendants by simulating the immune response process of cloning, adaptive mutating, annealing keeping and fuzzy dislike matrix selecting; whereas the monkey-king is maintained to the next generation. The principles, steps and convergence proof of MMIGA are given. Contrast studies in function optimization, online evolutionary design of digital circuits and image filter indicate the superior performance of MMIGA over the genetic algorithm.
3. The difficulties and probable solutions on evolving complerx digital circuits are analyzed, and aiming at the difficulty of evolving complex circuits, a growing evolutionary approach suitable for online evolution is proposed. The complex digital circuit is decomposed into simpler seed circuits, then the evolution approach that simulates the process of the plant’s growth unties the circuits’scalability. Meanwhile, in order to solve the online evaluation problem, an incremental evaluation approach is used to substitute for the conventional exhaustive evaluation method, which enhanced the evolution speed greatly. Contrast results show that the growing approach performs more effective than evolving directly, whether on the electric circuits’scale or the evolution speed.
4. Aiming at evolving systems-on-chip, a new online design method is proposed, in which the run-time parameterizable (RTP) cores are utilized as building blocks, and the function of the soft IP core may change real time according to consumer’s demand. The concept and model of evolvable RTP core is given, and the design method is proof-tested by a HDB3 coder system-on-chip. Using the building blocks of evolvable RTP cores, digital hardware systems can be evolutionary designed online, and perform self-adapting and self-repairing online, thus open a viable way for the real-world applications of evolvable hardware.
5. A new system structure and design method of triple-module redundancy (TMR) systems with multi-ply online self-repair mechanisms that need not affect the system’s normal operation is proposed by introducing evolvable hardware into the traditional TMR system. The system has a structure of TMR in the mass, which can check the fault module autonomously; each module is made up of subassemblies with spare parts, and can recover from fault quickly by switching to the spare parts; while each subassembly in the module can be repaired through evolution; moreover, redundant circuits with different structures are applied to avoid the synchronously arriving of fault at more than 2 modules. The system structure and reliability model is given, the reliability formula is educed, and the reliability of the system is analyzed in theory. The design method is proof-tested by a TMR HDB3 coder system-on-chip. It is shown that the reliability of the system has been enhanced greatly.
引文
[1] Xin Yao, Hugichi T. Promises and challenges of evolvable hardware[J]. IEEE Trans. On Systems, Man and Cybernetics -Part C: Applications and Reviews, 1999, 29(1): 87-97.
[2] Jim Torresen, An evolvable hardware tutorial, In: Proc. of 14th International Conference on Field Programmable Logic and Applications, Leuven, Belgium, 2004: 821-830.
[3] Lohn J.D., Hornby G.S. Evolvable hardware: using evolutionary computation to design and optimize hardware systems[J]. IEEE Computational Intelligence Magazine, 2006, 1(1): 19– 27.
[4] T. Higuchi, M. Iwata, I. Kajitani, et al. Evolvable hardware and its applications to pattern recongnition and fault-tolerant systems. Towards Evolvable Hardware: the evolutionary engineering approach, Lecture Notes in Computer Science 1062, pp. 118-135, Springer-Verlag, 1997.
[5]王友仁,姚睿,朱开阳,等.进化硬件理论与技术的研究现状与发展趋势分析[J].中国科学基金,2004(5):273-277.
[6] Koza J.R., Bennet F .H., Andre D., et al. Automated synthesis of analog electrical circuitsby means of genetic programming[J]. IEEE Trans. on Evolutionary Computation, 1997, 1 (2): 109-128.
[7] Varun Aggarwal, Karl Berggren and Una-May O'Reilly. On the "evolvable hardware" approach to electronic design invention[C]. In: Proc. of the 2007 IEEE Workshop on Evolvable and Adaptive Hardware (WEAH 2007),Honolulu, Hawaii, 2007: 46-54.
[8] Miller J.F. and Thompson P. Evolving digital electronic circuits for real valued function generation using a genetic algorithm[C]. In: Proc. of the 3rd Annual Conference on Genetic Programming, San Francisco, CA, USA, 1998: 863-868.
[9] Thompson A., Layzell P., Zebulum R.S. Explorations in design space: unconventionalelectronics design through artificial evolution[J]. IEEE Trans. On Evolutionary Computation, 1999, 3(3): 167-196.
[10] Thompson A., Layzell P. Analysis of unconventional evolved electronics[J]. Communication of the ACM, 1999, 42(4): 71-79.
[11] Thompson A., Layzell P. Evolution of robustness in an electronics design[C]. In: Proc. of the 3rd Int. Conf. Evolvable Systems (ICES'00),Edinburgh, UK, 2000: 218-228.
[12] Stoica A., Zebulum R., Keymeulen D. Mixtrinsic evolution. In: Proc. of the 3rd Int. Conf. Evolvable Systems (ICES'00), Edinburgh, UK, 2000: 208-217.
[13] Michal Bidlo. Evolutionary design of generic combinational multipliers using development evolvable systems[C]. In: Proc. of the 7th International Conference Evolvable Systems(ICES 2007), Wuhan, China, 2007: 77-88.
[14] Forbes N. Evolution on a chip: evolvable hardware aims to optimize circuit design[J].Computing in Science & Engineering, 2001, 3(3): 6 -10.
[15] Thompson A.. An evolved circuit, intrinsic in silicon, entwined with physics[C]. EvolvableSystems: From Biology to Hardware, vol. 1259, 1997: 390-405.
[16] Papoutsis Evangelos, Howells Gareth, Hopkins Andrew, et al. Key generation for secure inter-satellite communication[C]. In: Proc. of the 2nd Conference on Adaptive Hardware and Systems (AHS'2007), Edinburgh, UK, 2007: 671-681.
[17] Tasi A. Adaptive multifunctional circuits and systems for future generations of wireless communications[C]. In: Proc. of the 1st Conference on Adaptive Hardware and Systems (AHS'2006), Istanbul, Turkey, 2006: 3- 11.
[18] Howells G., Papoutsis E., McDonald-Maier K.N. Techniques for ensuring secure communications for distributed low power devices[C]. In: Proc. of the 1st Conference on Adaptive Hardware and Systems (AHS'2006), Istanbul, Turkey, 2006: 343- 350.
[19] Skoulaxinos S. SW-HW co-design and fault tolerant implementation for the LRID wireless communication system[C]. In: Proc. of the 1st Conference on Adaptive Hardware and Systems (AHS'2006), Istanbul, Turkey, 2006: 305- 304.
[20] Yuji Kasai, Eiichi Takahashi, Masaya Iwata, et al. Adaptive waveform control in a data transceiver for multi-speed IEEE1394 and USB communication[C]. In: Proc. of the 6th International Conference Evolvable Systems (ICES 2005), Sitges, Spain, 2005: 198-204.
[21] J.H. Li and M.H. Lim. Evolvable fuzzy system for ATM cell scheduling[C]. In: Proc. of the 5th International Conference Evolvable Systems (ICES 2003), Trondheim, Norway, 2003:208-217.
[22] Qi Cao, Meng Hiot Lim, Ju Hui Li, et al. A context switchable fuzzy inference chip[J].IEEE Trans. on Fuzzy Systems, 2006, 14(4): 552-567.
[23] Vanderbauwhede W. The gannet service-based SoC: a service-level reconfigurable architecture[C]. In: Proc. of the 1st Conference on Adaptive Hardware and Systems (AHS'2006), Istanbul, Turkey, 2006: 255- 261.
[24] Baloch S., Arslan T., Stoica A. Embedded reconfigurable array fabrics for efficient implementation of image compression techniques[C]. In: Proc. of the 1st Conference onAdaptive Hardware and Systems (AHS'2006), Istanbul, Turkey, 2006: 270- 280.
[25] Kyrre Glette and Jim Torresen. A flexible on-chip evolution system implemented on a Xilinx Virtex-II Pro device[C]. In: Proc. of the 6th International Conference Evolvable Systems (ICES 2005), Sitges, Spain, 2005: 66-75.
[26] Ahmad B,, Ahmadinia A,, Arslan T. Hybrid communication medium for adaptive SoC architectures[C]. In: Proc. of the 2nd Conference on Adaptive Hardware and Systems (AHS'2007), Edinburgh, UK, 2007: 373-378.
[27] Hopkins A.B.T., McDonald-Maier K.D. Debug support forhybrid SoCs[C]. In: Proc. of the 2nd Conference on Adaptive Hardware and Systems (AHS'2007), Edinburgh, UK, 2007: 195-202.
[28] Vladimirova Tm, Wu XF. On-board partial run-time reconfiguration for pico-satellite constellations[C]. In: Proc. of the 1st Conference on Adaptive Hardware and Systems (AHS'2006), Istanbul, Turkey, 2006: 262- 269.
[29] Zebulum Ricardo, Mojarradi Mohammad, Stoica Adrian, et al. Self-reconfigurable analog arrays: off-the shelf adaptive electronics for space applications[C]. In: Proc. of the 2ndConference on Adaptive Hardware and Systems (AHS'2007), Edinburgh, UK, 2007:529-536.
[30] Bickford J., George S., Manobianco J., et al. Large scale deployment and operation of distributed sensor assets optimized for robust Mars exploration[C]. In: Proc. of The Seventh NASA/DoD Workshop on Evolvable Hardware (EH’05), Washington, D.C, USA, 2005: 173-182.
[31] Jason D.L., Gregory S.H. and Derek S.L. Evolution, re-evolution, and prototype of an X-nand antenna for NASA’s space technology 5 mission[C]. In: Proc. of the 6th International Conference Evolvable Systems (ICES 2005), Sitges, Spain, 2005: 205-214.
[32] Haridas Nakul, El-Rayis Ahmed, Erdogan A.T., et al. Multi-frequency antenna design for space-based reconfigurable satellite sensor node[C]. In: Proc. of the 2nd Conference on Adaptive Hardware and Systems (AHS'2007), Edinburgh, UK, 2007: 14-19.
[33] Yang Erfu, Haridas Nakul, El-Rayis A., et al. Multiobjective optimal design of MEMS-based reconfigurable and evolvable sensor networks for space applications[C]. In: Proc. of the 2nd Conference on Adaptive Hardware and Systems (AHS'2007), Edinburgh, UK, 2007: 27-34.
[34] Keymeulen D., Zebulum R., Rajeshuni R., et al. Self-adaptive system based on field programmable gate array for extreme temperature electronics[C]. In: Proc. of the 1st Conference on Adaptive Hardware and Systems (AHS'2006), Istanbul, Turkey, 2006: 296-300.
[35] Ricardo S.Z., Adrian S., Didier K., et al. Evolvable hardware system at extreme low temperatures[C]. In: Proc. of the 6th International Conference Evolvable Systems (ICES 2005), Sitges, Spain, 2005: 37-45.
[36] Richard O. and Andy M. A hardware artificial immune system and embryonic array for fault tolerant systems[J]. Genetic Programming and Evolvable Machines, 2003, 4(4):359-382.
[37] Ronald F. DeMara, Kening Zhang. Autonomous FPGA fault handling through competitive runtime reconfiguration[C]. In: Proc. of The Seventh NASA/DoD Workshop on Evolvable Hardware (EH’05), Washington, D.C, USA, 2005: 109-116.
[38] Richard Canham, Andy Tyrrell. A learning, multi-layered, hardware artificial immune system implemented upon an embryonic array[C]. In: Proc of the 5th International Conference on Evolvable Systems: From Biology to Hardware (ICES’03), Trondheim, Norway,2003:174-185.
[39] Fay Dan, Shye Alex, Bhattacharya Sayantan, et al. An adaptive fault-tolerant memory system for FPGA-based architectures in the space environment[C]. In: Proc. of the 2ndConference on Adaptive Hardware and Systems (AHS'2007), Edinburgh, UK, 2007:250-257.
[40] Haddow Pauline, Hartmann Morten, Djupdal Asbjoern. Addressing the metric challenge: evolved versus traditional fault tolerant circuits[C], In: Proc. of the 2nd Conference on Adaptive Hardware and Systems (AHS'2007), Edinburgh, UK, 2007: 431-438.
[41] Montminy D.P., Baldwin R.O., Williams P. D., et al. Using relocatable bitstreams for fault tolerance[C]. In: Proc. of the 2nd Conference on Adaptive Hardware and Systems (AHS'2007), Edinburgh, UK, 2007: 701-708.
[42] VenishettiSandeep K., Akoglu Ali, Kalra Rahul. Hierarchical built-in self-testing and FPGA based healing methodology for System-on-a-Chip[C]. In: Proc. of the 2nd Conference on Adaptive Hardware and Systems (AHS'2007), Edinburgh, UK, 2007: 717-724.
[43] James M. Hereford. Fault-tolerant sensor systems using evolvable hardware[J]. IEEE trans.on instrumentation and measurement, 2006, 55(3): 846-853.
[44] Weston James, Lee Peter. Cellular automata based binary arithmetic for use on self repairing, fault tolerant hardware[C]. In: Proc. of the 2nd Conference on Adaptive Hardware and Systems (AHS'2007), Edinburgh, UK, 2007: 732-739.
[45] P. Subbiah, B. Ramamurthy. The study of tolerant system design using complete evolutionhardware[J]. IEEE trans. on Granular Computing, 2005: 642-645.
[46] Will Barker and Andy M Tyrrell. Hardware fault-tolerance within the POEtic system[C]. In: Proc. of the 6th International Conference Evolvable Systems (ICES 2005), Sitges, Spain, 2005: 25-36.
[47] Kening Zhang, Ronald F. D. and Carthik A. Consensus-Based Evaluation for Fault Isolation and On-line Evolutionary Regeneration. In: Proc. of the 6th International Conference Evolvable Systems (ICES 2005), Sitges, Spain, 2005: 12-24.
[48] Keymeulen D., Zebulum R.S., Jin Y., et al. Fault-tolerant evolvable hardware using field-programmable transistor arrays[J]. IEEE Trans. on Reliability, 2000, 49(3): 305 -316.
[49] Heng Liu,Julian F. Miller, Andy M. Tyrrell. Intrinsic evolvable hardware implementationof a robust biological development model for digital systems[C]. In: Proc. of the SeventhNASA/DOD conference of Evolution Hardware(EH’05), Washington, D.C, USA, 2005: 87-92.
[50] Garrison W.Greenwood, David Hunter, Edward Ramsden. Fault recovery in linear systemvia instrinsic evolution[C]. In: Proc. of the sixth NASA/DoD workshop on Evolvable Hardware (EH’04), Seattle, USA, 2004: 115- 122.
[51] Gregory V. Larchev, Jason D. Lohn. Evolutionary based techniques for fault tolerant field programmable gate arrays[C]. In: Proc. of the Second IEEE International Conference on Space Mission Challenges for Information Technology, 2006: 553-560.
[52] Miller Julian F, Morten Hartmann. Evolving messy gates for fault tolerance: somepreliminary findings[C]. In: Proc. of 3rd NASA/DoD Workshopon Evolvable Hardware(EH’01), Long Beach, California,USA, 2001: 116-123.
[53] Garrison Greenwood. Fault recovery using evolvable fuzzy systems[C]. In: Proc. of the 2007 IEEE Workshop on Evolvable and Adaptive Hardware (WEAH 2007),Honolulu, Hawaii, 2007: 21-26.
[54] Garrison W. Greenwood. Practical concerns when evolving circuits impervious to anticipated faults[C]. In: Proc. of the Seventh NASA/DoD Workshop on Evolvable Hardware (EH’05), Washington, D.C, USA, 2005: 125-128.
[55] E. Stefatos and T. Arslan. An efficient fault-tolerant VLSI architecture using parallel evolvable hardware technology[C]. In: Proc. of the sixth NASA/DoD workshop on Evolvable Hardware (EH’04), Seattle, USA, 2004: 97- 103.
[56] Miron Abramovici, John M. Emmert and Charles E. Stroud. Roving STARs, an integrated approach to on-line testing, diagnosis, and fault tolerance for FPGAs in adaptive computing systems[C]. In: Proc. of the 3rd NASA/DoD Workshop on Evolvable Hardware (EH’01),Long Beach, California,USA, 2001: 73-92.
[57] N.J. Macias and L.J.K. Durbeck. Self-assembling circuits with autonomous fault handling[C]. In: Proc. of the 4th NASA/DoD workshop on Evolvable Hardware (EH’02), Alexandria, Virginia, 2002: 46-56.
[58] Thorsten Schnier and Xin Yao. Using negative correlation to evolve fault-tolerant circuits[C]. In: Proc of the 5th International Conference on Evolvable Systems: From Biology to Hardware(ICES’03), Trondheim, Norway, 2003: 35-46.
[59] Greenwood G.W. On the practicality of using intrinsic reconfiguration for fault recovery[J]. IEEE Transactions on Evolutionary Computation, 2005, 9(4): 398-405.
[60]姚睿,于盛林,王友仁,等.采用主流FPGA的数字电路在线进化设计方法[J].南京航空航天大学学报,2007,26(5):582-587.
[61]王永明,王友仁,姚睿,等.利用神经元结构的数字系统在线进化技术[J].光电工程,2006,33(5):91-94.
[62] Levi D., Guccione S.A.. GeneticFPGA: evolving stable circuits on mainstream FPGA devices[C]. In: Proc. of the First NASA/DoD Workshop on Evolvable Hardware (EH’99), Pasadena, California USA, 1999: 12-17.
[63] G. Hollingworth, S. Smith, and A. Tyrrell. The intrinsic evolution of Virtex devices through Internet reconfigurable logic[C]. Evolvable Systems: From Biology to Hardware,Proceedings, vol. 1801, 2000: 72-79.
[64] Andres Upegui and Eduardo Sanchez. Evolving hardware by dynamically reconfiguringXilinx FPGAs. In: Proc. of the 6th International Conference Evolvable Systems (ICES 2005), Sitges, Spain, 2005: 56-65.
[65]朱明程,温粤.FPGA动态可重构数字电路容错系统的研究[J].东南大学学报(自然科学版),2000,30(4):138-142.
[66] E. Sanchez. Static and dynamic configurable systems[J], IEEE Transactions on Computers, 1999, 48(6): 556-564.
[67]徐渊,杨波,朱明程,等.模拟褪火与遗传算法结合的数字FIR滤波器硬件进化算法[J].计算机辅助设计与图形学学报,2006,18(5):674-679.
[68] Miller J.F. and Thompson P. Aspects of digital evolution: geometry and learning[C]. In: Proc. of the 2nd conference on Evolvable Systems(ICES’98), Lausanne, Switzerland, 1998: 25-35.
[69] Higuchi T., Murakawa M., Iwata M., et al, Evolvable hardware at function level[C]. In: IEEE International Conference on Evolutionary Computation, 1997:187-192.
[70] T. Kalganova. A Extrinsic function-level evolvable hardware approach[C]. In: Proc. of the Third European Conference on Genetic Programming(EuroGP2000), Edinburgh, UK. Eds. R. Poli,W.Banzhaf.Springer-Verlag, LNCS 1802, pp. 60?75, 2000..
[71] Isamu Kajitani, Masaya Iwata, Nobuyuki Otsu, et al. An evolvable hardware chip for a prosthetic-hand controller[J]. IEICE Information and Systems, Vol. E86-D No.5, pp. 882-890, 2003.
[72] D. Roggen, Y. Thoma, and E. Sanchez. An evolving and developing cellular electroniccircuit. In J. Pollack, M. Bedau, P. Husbands, et al, editors, ALife9: Proceedings of the Ninth International Conference on Artificial Life, pages 33–38, Boston, MA, 2004. MIT Press.
[73] Torresen J. Possibilities and limitations of applying evolvable hardware to real-world applications[C]. In: Proc. of the 10th Int. Conf. on Field Programmable Logic andApplications, Villach, Austria, 2000: 230-239.
[74] Zebulum R.S., Aurélio Pacheo M. and Vellasco M. Evolvable systems in hardware design: taxonomy, survey and applications[C]. In: Proc. of the 1st Int. Conf. on Evolvable Systems, Tsukuba, Japan, 1996: 344-358.
[75] Hirst A.J. Notes on the evolution of adaptive hardware[C]. In: Proc. of Adaptive Computing in Engineering Design and Control, Plymouth, U.K., 1996: 212-219.
[76] Hugo de Garis. Evolvable hardware: the genetic programming of the Darwin machines[C]. In: Proc. of the International Conference Artificial Neural Nets and Genetic Algorithms,1993:441-449.
[77]陈毓屏,康立山,潘正君,等,一个新的研究领域-演化硬件[J].航空计算技术,1998,28(1):1-8.
[78]康立山,何巍,陈毓屏.用函数型可编程器件实现演化硬件[J].计算机学报,1999,22(7):781-784.
[79]赵曙光,杨万海.一种用于演化硬件的染色体编码新方法[J].西安电子科技大学学报,2000,27(6):778-781.
[80]赵曙光,王宇平,杨万海,等.基于多目标自适应遗传算法的逻辑门级进化方法[J].计算机辅助设计与图形学学报,2004,16(4):402-406.
[81]林勇,罗文坚,王煦法.硬件电路的选择性进化冗余[J].中国科学技术大学学报,2006,36(5):523-529.
[82]徐渊,杨波,朱明程,等.模拟褪火与遗传算法结合的数字FIR滤波器硬件进化算法[J].计算机辅助设计与图形学学报,2006,18(5):674-679.
[83]韩月平,刘泳,孙雅茹,等.演化硬件容错技术的研究[J].系统工程与电子技术,2005,27(3):416-418.
[84]原亮,丁国良,吴文术,等.以FPGA和QUARTUS为基础平台的EHW环境实现[J].计算机与数字工程,2006,34(5):1-5.
[85]王友仁,崔坚,朱开阳,等.仿生物态模拟型硬件理论与关键技术研究[J].南京航空航天大学学报(自然科学版),2004,36(5):595-599.
[86] Y. Thoma, G. Tempesti, E. Sanchez, et al. POEtic: an electronic tissue for bio-inspired cellular applications, Biosystems, vol. 76, pp. 191-200, 2004.
[87] J. M. Moreno, J. Madrenas, J. Faura, et al. Feasible evolutionary and self-repairing hardware by means of the dynamic reconfiguration capabilities of the FIPSOC devices[C].Evolvable Systems: From Biology to Hardware, vol. 1478, 1998: 345-355.
[88] Stoica A., Zebulum R.S., Guo X., et al. Taking evolutionary circuit design from experimentation to implementation: some useful techniques and a silicon demonstration[J].Computers and Digital Techniques, 2004, 151(4): 295– 300.
[89] Sipper M., Sanchez E., Mange D., et al. A phylogenetic, ontogenetic and epigenetic view of bio-inspired hardware systems[J]. IEEE Trans. on Evolutionary Computation, 1997, 1(1): 83 -97.
[90] Tan K.C., Wang L.F, Lee T.H., et al. Evolvable hardware in evolutionary robotics[J]. Autonomous Robots, 2004, 16(1): 5-21.
[91] Hounsell B.I., Arslan T. and Thomson R. Evolutionary design and adaptation of high performance digital filters within an embedded reconfigurable fault tolerant hardware platform[J]. Soft Computing - A Fusion of Foundations, Methodologies and Applications, 2004, 8(5): 307-217.
[92] C. R. Saha, S. J. Bellis, A. Mathewson, et al. Performance enhancement effect tolerance in the Cell Matrix architecture. Microelectronics, 2004. 24th International Conference on, Volume 2, Issue , 16-19 May 2004 Page(s): 777– 780.
[93] Langeheine J.,Becker J., Folling S., et al. A CMOS FPTA chip for intrinsic hardware evolution of analog electronic circuits[C]. In: Proc. of Third NASA/DoD Workshop on Evolvable Hardware ( EH’01), Long Beach, California, USA, 2001: 172-175.
[94] Stephen L.S., David P.C. Evolving image processing operations for an evolvable hardware Environment[C]. The 5th International Conference Evolvable Systems(ICES’03), Trondheim, Norway, 2003: 332-343.
[95] Roggen D., Hofmann S., Thoma Y., et al. Hardware spiking neural network with run-time reconfigurable connectivity in an autonomous robot[C]. In: Proc. of the fifth NASA/DoD workshop on Evolvable Hardware (EH’03), Chicago, Illinois, USA, 2003: 199-208.
[96] Ricardo Zebulum, Adrian Stoica, Didier Keymeulen, et al. Automatic evolution of signal seperators using reconfigurable hardware[C]. In: Proc of the 5th International Conference Evolvable Systems (ICES’03), Trondheim, Norway, 2003: 285-294.
[97] Stoica A., Zebulum R.S., Keymeulen D., et al. Evolvable hardware techniques for on-chip automated reconfiguration of programmable devices[J]. Soft Computing - A Fusion of Foundations, Methodologies and Applications, 2004, 8(5): 354-365.
[98] Keymeulen D.,Stoica A., Buehler M., et al. Evolutionary mechanisms for smart on-boardadaptive sensing applied to the MECA electrome[C]. In: Proc. of IEEE Aerospace Conference, USA, 2001: 52309-52318.
[99] Cesar Ortega, Andy Tyrrell. A hardware implementation of an embryonic architecture using Virtex FPGAs[C]. In: Proc. of Third International Conference on Evolvable Systems: FromBiology to Hardware(ICES’00), Edinburgh, UK, 2000: 145-154.
[100] John W. Lockwood. Evolvable internet hardware platforms[C]. In: Proc. of The Third NASA/DoD Workshop on Evolvable Hardware (EH’01), Long Beach, California, USA, 2001: 271-279.
[101] Dinerstein J., Dinerstein N., de Garis H. Automatic multi-module neural network evolution in an artificial brain[C]. In: Proc. of the 2003 NASA/DoD Conference On EvolvableHardware(EH '03), USA, 2003: 283-286.
[102] Kajitani I., Hoshino T., Nishikawa D., et al. A gate-level EHW chip: implementing GA operations and reconfigurable hardware on a single LSI[C]. Proc. of the second Int. Conf. on Evolvable Systems, Lausanne, Switzerland, 1998: 1-12l
[103] Hugo de Garis H. CAM-BRAIN: The evolutionary engineering of a billion neuron artificial brain by 2001 which grows/evolves at electronic speed inside a cellular automata machine(CAM)[C]. Towards Evolvable Hardware: The Evolutionary EngineeringApproach, 1996, 76-98.
[104] Mizoguchi J. Production genetic algorithms for automated hardware design through an evolutionary process[C]. In Proc. first IEEE Conf. Evolutionary computation (CEC’94),1994: 661-664.
[105] Sahni V., Pyara V.P. An embryonic approach to reliable digital instrumentation based on evolvable hardware[J]. IEEE Trans. on Instrumentation and Measurement, 2003, 52(6): 1696-1702.
[106] Pollck J., Lipson H. The GOLEM project: evolving hardware bodies and brains[C]. In:Proc. Of the 2nd NASA/DOD workshop on Evolvable Hardware (EH’00), 2000: 37-42.
[107] M. Harrison and J. Foster. Improving the survivability of a simple evolved circuit throughco-evolution[C]. In: Proc. of the 6th NASA/DoD workshop on Evolvable Hardware(EH’04), Seattle, USA, 2004: 123-129.
[108] AndréStauffer, Daniel Mange, Gianluca Tempesti, et al. Embryonic machines that grow, self-replicate and self-repair[C]. In: Proc. of the Seventh NASA/DoD Workshop on Evolvable Hardware (EH’05), Washington, D.C, USA, 2005: 290-293.
[109] Seok H. Genetic programming of process decomposition strategies for evolvable hardware[C]. In Proc. of the 2nd NASA/DOD workshop on Evolvable Hardware (EH’00), 2000:25-36.
[110] Higuchi T., Iwata M., Keymeulen D., et al. Real-world applications of analog and digital evolvable hardware[J]. IEEE Trans. on Evolutionary Computation,1999, 3(3): 220 -235.
[111] Murakawa M., Yoshizawa S., Kajitani I., et al. The GRD chip: genetic reconfiguration of DSPs for neural network processing[J]. IEEE Trans. on Computers, 1999, 48(6): 628 -639.
[112] Stoica A., Zebulum R., Keymeulen D., et al. Reconfigurable VLSI architectures for evolvable hardware: from experimental field programmable transistor arrays to evolution-oriented chips[J]. IEEE Trans. on Very Large Scale Integration (VLSI) Systems, 2001, 9(1): 227-232.
[113] Thuraisingham B.M., Maurer J.A. Information survivability for evolvable and adaptable real-time command and control system[J]. IEEE Trans. on Knowledge and Data Engineering, 1999, 11(1): 228-238.
[114] Sakanashi H., Iwata M., Higuchi T. Evolvable hardware for lossless compression of very high resolution bi-level images[J]. Computers and Digital Techniques, 2004, 151(4): 277-286.
[115] Andrzej Buller, Michal Joachimczak, Juan Liu, et al. ATR artificial brain project: 2004 progress report[J]. Artificial Life and Robotics, 2005, 9(4): 197-201.
[116] M. Iwata, I. Kajitani, Y. Liu, et al. Implementation of a gate-level evolvable hardware chip[C]. Evolvable Systems: From Biology to Hardware, vol.2210, pp. 38-50, 2001.
[117] Linden D.S. Evolving antennas in-situ[J]. Soft Computing - A Fusion of Foundations,Methodologies and Applications, 2004, 8(5): 325-331.
[118] P. Layzell. The Evolvable motherboard: a test platform for the research of intrinsic hardware evolution. Tech rep. University of Sussex, 1998.
[119]陈平,李庆民.基于数学形态学的数字滤波器设计与分析[J].中国电机工程学报,2005,25(11):60-65.
[120]李庚银,罗艳,周明,等.基于数学形态学和网格分形的电能质量扰动检测及定位[J].中国电机工程学报,2006,26(3):25-30.
[121]李肖博,肖仕武,刘万顺,等.基于形态滤波的变压器电流相关保护方案[J].中国电机工程学报,2006,26(6):8-13.
[122]束洪春,王晶,陈学允.动态电能质量扰动的多刻度形态学分析[J].中国电机工程学报,2004,24(4):63-67.
[123]刘云鹏,律方成,李成榕,等.基于数学形态滤波器抑止局部放电窄带周期性干扰的研究[J].中国电机工程学报,2004,24(3):169-173.
[124]欧阳森,王建华,宋政湘,等.基于数学形态学的电力系统采样数据处理方法[J].电网技术,2003,27(9):61-65.
[125]吴青华,张东江.形态滤波技术及其在继电保护中的应用[J].电力系统自动化,2003,27(7):45-49
[126]马义德,杨淼,李廉.一种自适应多角度自适应形态滤波器及其算法[J].通信学报,2004,25(9):86-92.
[127]焦李成.免疫优化计算、学习与识别[M].北京:科学出版社,2006.
[128]黄席樾,张鸿著,何长江.现代智能算法理论及应用[M].北京:科学出版社,2005.
[129] Mori K., Tsukiyama M., Fukuda T. Immune algorithm with searching diversity and its application to resource allocation problem[J]. T. IEE Japan, 1993, 113-C(10): 872-878.
[130] Endoh S., Toma N., Yamada K.. Immune algorithm for n-TSP[J]. Systems.,Man, and Cybernetics, 1998, 4(11-14): 3844-3849.
[131]王磊,潘进,焦李成.免疫算法[J].电子学报,2000,28(7):74-78.
[132]曹先彬,刘克胜,王煦法.基于免疫遗传算法的装相问题求解[J].小型微型计算机系统,2000,21(4):361-363.
[133]左兴权,李士勇.采用免疫进化算法优化设计径向基函数模糊神经网络控制器[J].控制理论与应用,2004,21(4):521-525.
[134]杜海峰,公茂果,焦李成.用于高维函数优化的免疫记忆克隆规划算法[J].自然科学进展,2004,14(8):925-933.
[135] E. Sanchez. Static and dynamic configurable systems[J], IEEE Transactions on Computers, 1999, 48(6): 556-564.
[136] Julian Miller, Peter Thomson. Cartesian genetic programming[C]. In: Proc. of the 3rd European Conference on Genetic Programming (EuroGP2000), 2000, LNCS 1802: 121~132.
[137] Wakabayashi Shinichi, Matsuda Kenji, Kishomoto Yoshihisa, et al. Distributed genetic algorithm for large scale circuit partioning. http:///www.ipsj.or.jp/members/SIGNotes/Eng/03/1995/076/artical002.html
[138] Dekanina L., Dvorak V. A totally distributed genetic algorithm: from cellular system to mesh of processors[C]. In: Proc. of the 15th European Simulation MulticonferenceModelling and Simulation 2001, Prague 2001,CZ: 539-543.
[139] Miguel Garvie. Reliable electronics through artificial evolution[D]. Ph.D Dissertation, University of Sussex, 2005.
[140] Iwata M., Kajitani I., Yamada H., et al. A pattern recognition system using evolvable hardware[C]. In Proc. of the Fifth International Conference on Parallel Problem Solvingfrom Nature (PPSNIV), volume LNCS 1141 of Lecture Notes in Computer Science.Springer-Verlag, 1996: 761-770.
[141] Torresen J. A divide-and-conquer approach to evolvable hardware[C]. In: Proc. of the Second Int. Conf. on Evolvable Systems: From Biology to Hardware (ICES’98), Lausanne, Switzerland: Springer, 1998: 57–65.
[142] Kalganova T. Bidirectional incremental evolution in evolvable hardware[C]. In: Proc. Of the 2nd NASA/DOD workshop on Evolvable Hardware (EH’00), 2000: 65-75.
[143] Stomeo E., Kalganova T., Lambert C. Generalized disjunction decomposition for evolvable hardware[J]. IEEE Trans. on Systems,Man and Cybernetics, Part B, 2006, 36(5): 1024–1043.
[144] Miller J.F. and Thompson P. Aspects of digital evolution: geometry and learning[C]. In: Proc. of the 2nd conference on Evolvable Systems(ICES’98), Lausanne, Switzerland, 1998: 25-35.
[145] Imamura K, Foster J.A., and Krings A.W. The Test vector problem and limitations toevolving digital circuits[C]. In: Proc. of the 2nd conference on EvolvableSystems(ICES’98), Lausanne, Switzerland, 1998: 13-25.
[146] Julian F. Miller and Peter Thomson. A developmental method for growing graphs and circuits[C]. In: Proc of the 5th International Conference on Evolvable Systems: From Biology to Hardware (ICES’03), Trondheim, Norway, 2003: 95-104.
[147] Hornby G.S. and Pollack J.B. The advantages of generative grammatical encodings for physical design[J]. In: Proc. of the Congress on Evolutionary Computation, IEEE Press, 2001: 600-607.
[148] Bongard J.C. and Pfeifer R. Repeated structure and dissociation of genotypic and phenotypic complexity in artificial ontogeny[C]. In Spector L. et al. (eds.) Proceedings of the Genetic and Evolutionary Computation Conference, Morgan-Kaufmann, 2001:829-836.
[149] Bentley P. and Kumar S. Three ways to grow designs: a comparison of embryogenies for an evolutionary design problem[J]. In: Proc. of the Congress on Evolutionary Computation, IEEE Press, 1999: 35-43.
[150] A. Stoica, D. Keymeulen, R. Zebulum, et al. Evolution of analog circuits on field programmable transistor arrays[C]. In: Proc. Of the 2nd NASA/DOD workshop on Evolvable Hardware (EH’00), 2000: 99–108.
[151] A. Kalavade and P. Subrahmanyan. Hardware/software partioning for multifunction systems[J]. IEEE Trans. On Computer-Aided Design of Integrated Circuits and Systems, 1998, 17(9): 819-837.
[152] S Koranne. Formulating SoC test scheduling as a network transportation problem[J]. IEEE Trans. On Computer-Aided Design of Integrated Circuits and Systems, 2002, 21(12): 1517-1525.
[153] D. Zhao and S. Upadhyaya. A genetic resource distribution and test scheduling schem for embedded core-based SoCs[J]. IEEE Trans. on Instrumentation and Measurement, 2004, 53(2): 318-329.
[154] T. Givargis, F. Vahid, and J. Henkel. System-level exploration for Pareto-optimal configurations in parameterlized System-on–a-Chip[J]. IEEE Trans. On Very Large Scale Integration(VLSI) Systems, 2002, 10(4): 416-422.
[155] G. Ascia, V. Catamia, and M. Palesi. A GA-based design space exploration framework for parameterlized System-on–a-Chip platform[J]. IEEE Trans. on Evolutionary Computation, 2004, 8(4): 329-346.
[156] Sekanina L. Towards evolvable IP cores for FPGAs[C]. In: Proc. of the fifth NASA/DoD workshop on Evolvable Hardware (EH’03), Chicago, Illinois, USA, 2003: 145-154..
[157]张泽明.人工免疫算法及其应用研究[D].中国科学技术大学博士学位论文,2007.
[158]杜文志,谭维炽.航天器在系统局部重构设计研究[J].中国空间科学技术,2005,25(5):10-16.
[159]陈雪芹,张迎春,耿云海,等.基于IMM/EA的卫星姿态控制系统重构容错控制[J].系统工程与电子技术,2007,29(5):774-777.
[160]王平,孙宁,李华旺,等.小卫星星载容错计算机控制系统软硬件设计[J].宇航学报,2006,27(3):412-415.
[161]姚一平,李沛琼.可靠性及冗余技术[M].北京:航空工业出版社,1991.
[2] Jim Torresen, An evolvable hardware tutorial, In: Proc. of 14th International Conference on Field Programmable Logic and Applications, Leuven, Belgium, 2004: 821-830.
[3] Lohn J.D., Hornby G.S. Evolvable hardware: using evolutionary computation to design and optimize hardware systems[J]. IEEE Computational Intelligence Magazine, 2006, 1(1): 19– 27.
[4] T. Higuchi, M. Iwata, I. Kajitani, et al. Evolvable hardware and its applications to pattern recongnition and fault-tolerant systems. Towards Evolvable Hardware: the evolutionary engineering approach, Lecture Notes in Computer Science 1062, pp. 118-135, Springer-Verlag, 1997.
[5]王友仁,姚睿,朱开阳,等.进化硬件理论与技术的研究现状与发展趋势分析[J].中国科学基金,2004(5):273-277.
[6] Koza J.R., Bennet F .H., Andre D., et al. Automated synthesis of analog electrical circuitsby means of genetic programming[J]. IEEE Trans. on Evolutionary Computation, 1997, 1 (2): 109-128.
[7] Varun Aggarwal, Karl Berggren and Una-May O'Reilly. On the "evolvable hardware" approach to electronic design invention[C]. In: Proc. of the 2007 IEEE Workshop on Evolvable and Adaptive Hardware (WEAH 2007),Honolulu, Hawaii, 2007: 46-54.
[8] Miller J.F. and Thompson P. Evolving digital electronic circuits for real valued function generation using a genetic algorithm[C]. In: Proc. of the 3rd Annual Conference on Genetic Programming, San Francisco, CA, USA, 1998: 863-868.
[9] Thompson A., Layzell P., Zebulum R.S. Explorations in design space: unconventionalelectronics design through artificial evolution[J]. IEEE Trans. On Evolutionary Computation, 1999, 3(3): 167-196.
[10] Thompson A., Layzell P. Analysis of unconventional evolved electronics[J]. Communication of the ACM, 1999, 42(4): 71-79.
[11] Thompson A., Layzell P. Evolution of robustness in an electronics design[C]. In: Proc. of the 3rd Int. Conf. Evolvable Systems (ICES'00),Edinburgh, UK, 2000: 218-228.
[12] Stoica A., Zebulum R., Keymeulen D. Mixtrinsic evolution. In: Proc. of the 3rd Int. Conf. Evolvable Systems (ICES'00), Edinburgh, UK, 2000: 208-217.
[13] Michal Bidlo. Evolutionary design of generic combinational multipliers using development evolvable systems[C]. In: Proc. of the 7th International Conference Evolvable Systems(ICES 2007), Wuhan, China, 2007: 77-88.
[14] Forbes N. Evolution on a chip: evolvable hardware aims to optimize circuit design[J].Computing in Science & Engineering, 2001, 3(3): 6 -10.
[15] Thompson A.. An evolved circuit, intrinsic in silicon, entwined with physics[C]. EvolvableSystems: From Biology to Hardware, vol. 1259, 1997: 390-405.
[16] Papoutsis Evangelos, Howells Gareth, Hopkins Andrew, et al. Key generation for secure inter-satellite communication[C]. In: Proc. of the 2nd Conference on Adaptive Hardware and Systems (AHS'2007), Edinburgh, UK, 2007: 671-681.
[17] Tasi A. Adaptive multifunctional circuits and systems for future generations of wireless communications[C]. In: Proc. of the 1st Conference on Adaptive Hardware and Systems (AHS'2006), Istanbul, Turkey, 2006: 3- 11.
[18] Howells G., Papoutsis E., McDonald-Maier K.N. Techniques for ensuring secure communications for distributed low power devices[C]. In: Proc. of the 1st Conference on Adaptive Hardware and Systems (AHS'2006), Istanbul, Turkey, 2006: 343- 350.
[19] Skoulaxinos S. SW-HW co-design and fault tolerant implementation for the LRID wireless communication system[C]. In: Proc. of the 1st Conference on Adaptive Hardware and Systems (AHS'2006), Istanbul, Turkey, 2006: 305- 304.
[20] Yuji Kasai, Eiichi Takahashi, Masaya Iwata, et al. Adaptive waveform control in a data transceiver for multi-speed IEEE1394 and USB communication[C]. In: Proc. of the 6th International Conference Evolvable Systems (ICES 2005), Sitges, Spain, 2005: 198-204.
[21] J.H. Li and M.H. Lim. Evolvable fuzzy system for ATM cell scheduling[C]. In: Proc. of the 5th International Conference Evolvable Systems (ICES 2003), Trondheim, Norway, 2003:208-217.
[22] Qi Cao, Meng Hiot Lim, Ju Hui Li, et al. A context switchable fuzzy inference chip[J].IEEE Trans. on Fuzzy Systems, 2006, 14(4): 552-567.
[23] Vanderbauwhede W. The gannet service-based SoC: a service-level reconfigurable architecture[C]. In: Proc. of the 1st Conference on Adaptive Hardware and Systems (AHS'2006), Istanbul, Turkey, 2006: 255- 261.
[24] Baloch S., Arslan T., Stoica A. Embedded reconfigurable array fabrics for efficient implementation of image compression techniques[C]. In: Proc. of the 1st Conference onAdaptive Hardware and Systems (AHS'2006), Istanbul, Turkey, 2006: 270- 280.
[25] Kyrre Glette and Jim Torresen. A flexible on-chip evolution system implemented on a Xilinx Virtex-II Pro device[C]. In: Proc. of the 6th International Conference Evolvable Systems (ICES 2005), Sitges, Spain, 2005: 66-75.
[26] Ahmad B,, Ahmadinia A,, Arslan T. Hybrid communication medium for adaptive SoC architectures[C]. In: Proc. of the 2nd Conference on Adaptive Hardware and Systems (AHS'2007), Edinburgh, UK, 2007: 373-378.
[27] Hopkins A.B.T., McDonald-Maier K.D. Debug support forhybrid SoCs[C]. In: Proc. of the 2nd Conference on Adaptive Hardware and Systems (AHS'2007), Edinburgh, UK, 2007: 195-202.
[28] Vladimirova Tm, Wu XF. On-board partial run-time reconfiguration for pico-satellite constellations[C]. In: Proc. of the 1st Conference on Adaptive Hardware and Systems (AHS'2006), Istanbul, Turkey, 2006: 262- 269.
[29] Zebulum Ricardo, Mojarradi Mohammad, Stoica Adrian, et al. Self-reconfigurable analog arrays: off-the shelf adaptive electronics for space applications[C]. In: Proc. of the 2ndConference on Adaptive Hardware and Systems (AHS'2007), Edinburgh, UK, 2007:529-536.
[30] Bickford J., George S., Manobianco J., et al. Large scale deployment and operation of distributed sensor assets optimized for robust Mars exploration[C]. In: Proc. of The Seventh NASA/DoD Workshop on Evolvable Hardware (EH’05), Washington, D.C, USA, 2005: 173-182.
[31] Jason D.L., Gregory S.H. and Derek S.L. Evolution, re-evolution, and prototype of an X-nand antenna for NASA’s space technology 5 mission[C]. In: Proc. of the 6th International Conference Evolvable Systems (ICES 2005), Sitges, Spain, 2005: 205-214.
[32] Haridas Nakul, El-Rayis Ahmed, Erdogan A.T., et al. Multi-frequency antenna design for space-based reconfigurable satellite sensor node[C]. In: Proc. of the 2nd Conference on Adaptive Hardware and Systems (AHS'2007), Edinburgh, UK, 2007: 14-19.
[33] Yang Erfu, Haridas Nakul, El-Rayis A., et al. Multiobjective optimal design of MEMS-based reconfigurable and evolvable sensor networks for space applications[C]. In: Proc. of the 2nd Conference on Adaptive Hardware and Systems (AHS'2007), Edinburgh, UK, 2007: 27-34.
[34] Keymeulen D., Zebulum R., Rajeshuni R., et al. Self-adaptive system based on field programmable gate array for extreme temperature electronics[C]. In: Proc. of the 1st Conference on Adaptive Hardware and Systems (AHS'2006), Istanbul, Turkey, 2006: 296-300.
[35] Ricardo S.Z., Adrian S., Didier K., et al. Evolvable hardware system at extreme low temperatures[C]. In: Proc. of the 6th International Conference Evolvable Systems (ICES 2005), Sitges, Spain, 2005: 37-45.
[36] Richard O. and Andy M. A hardware artificial immune system and embryonic array for fault tolerant systems[J]. Genetic Programming and Evolvable Machines, 2003, 4(4):359-382.
[37] Ronald F. DeMara, Kening Zhang. Autonomous FPGA fault handling through competitive runtime reconfiguration[C]. In: Proc. of The Seventh NASA/DoD Workshop on Evolvable Hardware (EH’05), Washington, D.C, USA, 2005: 109-116.
[38] Richard Canham, Andy Tyrrell. A learning, multi-layered, hardware artificial immune system implemented upon an embryonic array[C]. In: Proc of the 5th International Conference on Evolvable Systems: From Biology to Hardware (ICES’03), Trondheim, Norway,2003:174-185.
[39] Fay Dan, Shye Alex, Bhattacharya Sayantan, et al. An adaptive fault-tolerant memory system for FPGA-based architectures in the space environment[C]. In: Proc. of the 2ndConference on Adaptive Hardware and Systems (AHS'2007), Edinburgh, UK, 2007:250-257.
[40] Haddow Pauline, Hartmann Morten, Djupdal Asbjoern. Addressing the metric challenge: evolved versus traditional fault tolerant circuits[C], In: Proc. of the 2nd Conference on Adaptive Hardware and Systems (AHS'2007), Edinburgh, UK, 2007: 431-438.
[41] Montminy D.P., Baldwin R.O., Williams P. D., et al. Using relocatable bitstreams for fault tolerance[C]. In: Proc. of the 2nd Conference on Adaptive Hardware and Systems (AHS'2007), Edinburgh, UK, 2007: 701-708.
[42] VenishettiSandeep K., Akoglu Ali, Kalra Rahul. Hierarchical built-in self-testing and FPGA based healing methodology for System-on-a-Chip[C]. In: Proc. of the 2nd Conference on Adaptive Hardware and Systems (AHS'2007), Edinburgh, UK, 2007: 717-724.
[43] James M. Hereford. Fault-tolerant sensor systems using evolvable hardware[J]. IEEE trans.on instrumentation and measurement, 2006, 55(3): 846-853.
[44] Weston James, Lee Peter. Cellular automata based binary arithmetic for use on self repairing, fault tolerant hardware[C]. In: Proc. of the 2nd Conference on Adaptive Hardware and Systems (AHS'2007), Edinburgh, UK, 2007: 732-739.
[45] P. Subbiah, B. Ramamurthy. The study of tolerant system design using complete evolutionhardware[J]. IEEE trans. on Granular Computing, 2005: 642-645.
[46] Will Barker and Andy M Tyrrell. Hardware fault-tolerance within the POEtic system[C]. In: Proc. of the 6th International Conference Evolvable Systems (ICES 2005), Sitges, Spain, 2005: 25-36.
[47] Kening Zhang, Ronald F. D. and Carthik A. Consensus-Based Evaluation for Fault Isolation and On-line Evolutionary Regeneration. In: Proc. of the 6th International Conference Evolvable Systems (ICES 2005), Sitges, Spain, 2005: 12-24.
[48] Keymeulen D., Zebulum R.S., Jin Y., et al. Fault-tolerant evolvable hardware using field-programmable transistor arrays[J]. IEEE Trans. on Reliability, 2000, 49(3): 305 -316.
[49] Heng Liu,Julian F. Miller, Andy M. Tyrrell. Intrinsic evolvable hardware implementationof a robust biological development model for digital systems[C]. In: Proc. of the SeventhNASA/DOD conference of Evolution Hardware(EH’05), Washington, D.C, USA, 2005: 87-92.
[50] Garrison W.Greenwood, David Hunter, Edward Ramsden. Fault recovery in linear systemvia instrinsic evolution[C]. In: Proc. of the sixth NASA/DoD workshop on Evolvable Hardware (EH’04), Seattle, USA, 2004: 115- 122.
[51] Gregory V. Larchev, Jason D. Lohn. Evolutionary based techniques for fault tolerant field programmable gate arrays[C]. In: Proc. of the Second IEEE International Conference on Space Mission Challenges for Information Technology, 2006: 553-560.
[52] Miller Julian F, Morten Hartmann. Evolving messy gates for fault tolerance: somepreliminary findings[C]. In: Proc. of 3rd NASA/DoD Workshopon Evolvable Hardware(EH’01), Long Beach, California,USA, 2001: 116-123.
[53] Garrison Greenwood. Fault recovery using evolvable fuzzy systems[C]. In: Proc. of the 2007 IEEE Workshop on Evolvable and Adaptive Hardware (WEAH 2007),Honolulu, Hawaii, 2007: 21-26.
[54] Garrison W. Greenwood. Practical concerns when evolving circuits impervious to anticipated faults[C]. In: Proc. of the Seventh NASA/DoD Workshop on Evolvable Hardware (EH’05), Washington, D.C, USA, 2005: 125-128.
[55] E. Stefatos and T. Arslan. An efficient fault-tolerant VLSI architecture using parallel evolvable hardware technology[C]. In: Proc. of the sixth NASA/DoD workshop on Evolvable Hardware (EH’04), Seattle, USA, 2004: 97- 103.
[56] Miron Abramovici, John M. Emmert and Charles E. Stroud. Roving STARs, an integrated approach to on-line testing, diagnosis, and fault tolerance for FPGAs in adaptive computing systems[C]. In: Proc. of the 3rd NASA/DoD Workshop on Evolvable Hardware (EH’01),Long Beach, California,USA, 2001: 73-92.
[57] N.J. Macias and L.J.K. Durbeck. Self-assembling circuits with autonomous fault handling[C]. In: Proc. of the 4th NASA/DoD workshop on Evolvable Hardware (EH’02), Alexandria, Virginia, 2002: 46-56.
[58] Thorsten Schnier and Xin Yao. Using negative correlation to evolve fault-tolerant circuits[C]. In: Proc of the 5th International Conference on Evolvable Systems: From Biology to Hardware(ICES’03), Trondheim, Norway, 2003: 35-46.
[59] Greenwood G.W. On the practicality of using intrinsic reconfiguration for fault recovery[J]. IEEE Transactions on Evolutionary Computation, 2005, 9(4): 398-405.
[60]姚睿,于盛林,王友仁,等.采用主流FPGA的数字电路在线进化设计方法[J].南京航空航天大学学报,2007,26(5):582-587.
[61]王永明,王友仁,姚睿,等.利用神经元结构的数字系统在线进化技术[J].光电工程,2006,33(5):91-94.
[62] Levi D., Guccione S.A.. GeneticFPGA: evolving stable circuits on mainstream FPGA devices[C]. In: Proc. of the First NASA/DoD Workshop on Evolvable Hardware (EH’99), Pasadena, California USA, 1999: 12-17.
[63] G. Hollingworth, S. Smith, and A. Tyrrell. The intrinsic evolution of Virtex devices through Internet reconfigurable logic[C]. Evolvable Systems: From Biology to Hardware,Proceedings, vol. 1801, 2000: 72-79.
[64] Andres Upegui and Eduardo Sanchez. Evolving hardware by dynamically reconfiguringXilinx FPGAs. In: Proc. of the 6th International Conference Evolvable Systems (ICES 2005), Sitges, Spain, 2005: 56-65.
[65]朱明程,温粤.FPGA动态可重构数字电路容错系统的研究[J].东南大学学报(自然科学版),2000,30(4):138-142.
[66] E. Sanchez. Static and dynamic configurable systems[J], IEEE Transactions on Computers, 1999, 48(6): 556-564.
[67]徐渊,杨波,朱明程,等.模拟褪火与遗传算法结合的数字FIR滤波器硬件进化算法[J].计算机辅助设计与图形学学报,2006,18(5):674-679.
[68] Miller J.F. and Thompson P. Aspects of digital evolution: geometry and learning[C]. In: Proc. of the 2nd conference on Evolvable Systems(ICES’98), Lausanne, Switzerland, 1998: 25-35.
[69] Higuchi T., Murakawa M., Iwata M., et al, Evolvable hardware at function level[C]. In: IEEE International Conference on Evolutionary Computation, 1997:187-192.
[70] T. Kalganova. A Extrinsic function-level evolvable hardware approach[C]. In: Proc. of the Third European Conference on Genetic Programming(EuroGP2000), Edinburgh, UK. Eds. R. Poli,W.Banzhaf.Springer-Verlag, LNCS 1802, pp. 60?75, 2000..
[71] Isamu Kajitani, Masaya Iwata, Nobuyuki Otsu, et al. An evolvable hardware chip for a prosthetic-hand controller[J]. IEICE Information and Systems, Vol. E86-D No.5, pp. 882-890, 2003.
[72] D. Roggen, Y. Thoma, and E. Sanchez. An evolving and developing cellular electroniccircuit. In J. Pollack, M. Bedau, P. Husbands, et al, editors, ALife9: Proceedings of the Ninth International Conference on Artificial Life, pages 33–38, Boston, MA, 2004. MIT Press.
[73] Torresen J. Possibilities and limitations of applying evolvable hardware to real-world applications[C]. In: Proc. of the 10th Int. Conf. on Field Programmable Logic andApplications, Villach, Austria, 2000: 230-239.
[74] Zebulum R.S., Aurélio Pacheo M. and Vellasco M. Evolvable systems in hardware design: taxonomy, survey and applications[C]. In: Proc. of the 1st Int. Conf. on Evolvable Systems, Tsukuba, Japan, 1996: 344-358.
[75] Hirst A.J. Notes on the evolution of adaptive hardware[C]. In: Proc. of Adaptive Computing in Engineering Design and Control, Plymouth, U.K., 1996: 212-219.
[76] Hugo de Garis. Evolvable hardware: the genetic programming of the Darwin machines[C]. In: Proc. of the International Conference Artificial Neural Nets and Genetic Algorithms,1993:441-449.
[77]陈毓屏,康立山,潘正君,等,一个新的研究领域-演化硬件[J].航空计算技术,1998,28(1):1-8.
[78]康立山,何巍,陈毓屏.用函数型可编程器件实现演化硬件[J].计算机学报,1999,22(7):781-784.
[79]赵曙光,杨万海.一种用于演化硬件的染色体编码新方法[J].西安电子科技大学学报,2000,27(6):778-781.
[80]赵曙光,王宇平,杨万海,等.基于多目标自适应遗传算法的逻辑门级进化方法[J].计算机辅助设计与图形学学报,2004,16(4):402-406.
[81]林勇,罗文坚,王煦法.硬件电路的选择性进化冗余[J].中国科学技术大学学报,2006,36(5):523-529.
[82]徐渊,杨波,朱明程,等.模拟褪火与遗传算法结合的数字FIR滤波器硬件进化算法[J].计算机辅助设计与图形学学报,2006,18(5):674-679.
[83]韩月平,刘泳,孙雅茹,等.演化硬件容错技术的研究[J].系统工程与电子技术,2005,27(3):416-418.
[84]原亮,丁国良,吴文术,等.以FPGA和QUARTUS为基础平台的EHW环境实现[J].计算机与数字工程,2006,34(5):1-5.
[85]王友仁,崔坚,朱开阳,等.仿生物态模拟型硬件理论与关键技术研究[J].南京航空航天大学学报(自然科学版),2004,36(5):595-599.
[86] Y. Thoma, G. Tempesti, E. Sanchez, et al. POEtic: an electronic tissue for bio-inspired cellular applications, Biosystems, vol. 76, pp. 191-200, 2004.
[87] J. M. Moreno, J. Madrenas, J. Faura, et al. Feasible evolutionary and self-repairing hardware by means of the dynamic reconfiguration capabilities of the FIPSOC devices[C].Evolvable Systems: From Biology to Hardware, vol. 1478, 1998: 345-355.
[88] Stoica A., Zebulum R.S., Guo X., et al. Taking evolutionary circuit design from experimentation to implementation: some useful techniques and a silicon demonstration[J].Computers and Digital Techniques, 2004, 151(4): 295– 300.
[89] Sipper M., Sanchez E., Mange D., et al. A phylogenetic, ontogenetic and epigenetic view of bio-inspired hardware systems[J]. IEEE Trans. on Evolutionary Computation, 1997, 1(1): 83 -97.
[90] Tan K.C., Wang L.F, Lee T.H., et al. Evolvable hardware in evolutionary robotics[J]. Autonomous Robots, 2004, 16(1): 5-21.
[91] Hounsell B.I., Arslan T. and Thomson R. Evolutionary design and adaptation of high performance digital filters within an embedded reconfigurable fault tolerant hardware platform[J]. Soft Computing - A Fusion of Foundations, Methodologies and Applications, 2004, 8(5): 307-217.
[92] C. R. Saha, S. J. Bellis, A. Mathewson, et al. Performance enhancement effect tolerance in the Cell Matrix architecture. Microelectronics, 2004. 24th International Conference on, Volume 2, Issue , 16-19 May 2004 Page(s): 777– 780.
[93] Langeheine J.,Becker J., Folling S., et al. A CMOS FPTA chip for intrinsic hardware evolution of analog electronic circuits[C]. In: Proc. of Third NASA/DoD Workshop on Evolvable Hardware ( EH’01), Long Beach, California, USA, 2001: 172-175.
[94] Stephen L.S., David P.C. Evolving image processing operations for an evolvable hardware Environment[C]. The 5th International Conference Evolvable Systems(ICES’03), Trondheim, Norway, 2003: 332-343.
[95] Roggen D., Hofmann S., Thoma Y., et al. Hardware spiking neural network with run-time reconfigurable connectivity in an autonomous robot[C]. In: Proc. of the fifth NASA/DoD workshop on Evolvable Hardware (EH’03), Chicago, Illinois, USA, 2003: 199-208.
[96] Ricardo Zebulum, Adrian Stoica, Didier Keymeulen, et al. Automatic evolution of signal seperators using reconfigurable hardware[C]. In: Proc of the 5th International Conference Evolvable Systems (ICES’03), Trondheim, Norway, 2003: 285-294.
[97] Stoica A., Zebulum R.S., Keymeulen D., et al. Evolvable hardware techniques for on-chip automated reconfiguration of programmable devices[J]. Soft Computing - A Fusion of Foundations, Methodologies and Applications, 2004, 8(5): 354-365.
[98] Keymeulen D.,Stoica A., Buehler M., et al. Evolutionary mechanisms for smart on-boardadaptive sensing applied to the MECA electrome[C]. In: Proc. of IEEE Aerospace Conference, USA, 2001: 52309-52318.
[99] Cesar Ortega, Andy Tyrrell. A hardware implementation of an embryonic architecture using Virtex FPGAs[C]. In: Proc. of Third International Conference on Evolvable Systems: FromBiology to Hardware(ICES’00), Edinburgh, UK, 2000: 145-154.
[100] John W. Lockwood. Evolvable internet hardware platforms[C]. In: Proc. of The Third NASA/DoD Workshop on Evolvable Hardware (EH’01), Long Beach, California, USA, 2001: 271-279.
[101] Dinerstein J., Dinerstein N., de Garis H. Automatic multi-module neural network evolution in an artificial brain[C]. In: Proc. of the 2003 NASA/DoD Conference On EvolvableHardware(EH '03), USA, 2003: 283-286.
[102] Kajitani I., Hoshino T., Nishikawa D., et al. A gate-level EHW chip: implementing GA operations and reconfigurable hardware on a single LSI[C]. Proc. of the second Int. Conf. on Evolvable Systems, Lausanne, Switzerland, 1998: 1-12l
[103] Hugo de Garis H. CAM-BRAIN: The evolutionary engineering of a billion neuron artificial brain by 2001 which grows/evolves at electronic speed inside a cellular automata machine(CAM)[C]. Towards Evolvable Hardware: The Evolutionary EngineeringApproach, 1996, 76-98.
[104] Mizoguchi J. Production genetic algorithms for automated hardware design through an evolutionary process[C]. In Proc. first IEEE Conf. Evolutionary computation (CEC’94),1994: 661-664.
[105] Sahni V., Pyara V.P. An embryonic approach to reliable digital instrumentation based on evolvable hardware[J]. IEEE Trans. on Instrumentation and Measurement, 2003, 52(6): 1696-1702.
[106] Pollck J., Lipson H. The GOLEM project: evolving hardware bodies and brains[C]. In:Proc. Of the 2nd NASA/DOD workshop on Evolvable Hardware (EH’00), 2000: 37-42.
[107] M. Harrison and J. Foster. Improving the survivability of a simple evolved circuit throughco-evolution[C]. In: Proc. of the 6th NASA/DoD workshop on Evolvable Hardware(EH’04), Seattle, USA, 2004: 123-129.
[108] AndréStauffer, Daniel Mange, Gianluca Tempesti, et al. Embryonic machines that grow, self-replicate and self-repair[C]. In: Proc. of the Seventh NASA/DoD Workshop on Evolvable Hardware (EH’05), Washington, D.C, USA, 2005: 290-293.
[109] Seok H. Genetic programming of process decomposition strategies for evolvable hardware[C]. In Proc. of the 2nd NASA/DOD workshop on Evolvable Hardware (EH’00), 2000:25-36.
[110] Higuchi T., Iwata M., Keymeulen D., et al. Real-world applications of analog and digital evolvable hardware[J]. IEEE Trans. on Evolutionary Computation,1999, 3(3): 220 -235.
[111] Murakawa M., Yoshizawa S., Kajitani I., et al. The GRD chip: genetic reconfiguration of DSPs for neural network processing[J]. IEEE Trans. on Computers, 1999, 48(6): 628 -639.
[112] Stoica A., Zebulum R., Keymeulen D., et al. Reconfigurable VLSI architectures for evolvable hardware: from experimental field programmable transistor arrays to evolution-oriented chips[J]. IEEE Trans. on Very Large Scale Integration (VLSI) Systems, 2001, 9(1): 227-232.
[113] Thuraisingham B.M., Maurer J.A. Information survivability for evolvable and adaptable real-time command and control system[J]. IEEE Trans. on Knowledge and Data Engineering, 1999, 11(1): 228-238.
[114] Sakanashi H., Iwata M., Higuchi T. Evolvable hardware for lossless compression of very high resolution bi-level images[J]. Computers and Digital Techniques, 2004, 151(4): 277-286.
[115] Andrzej Buller, Michal Joachimczak, Juan Liu, et al. ATR artificial brain project: 2004 progress report[J]. Artificial Life and Robotics, 2005, 9(4): 197-201.
[116] M. Iwata, I. Kajitani, Y. Liu, et al. Implementation of a gate-level evolvable hardware chip[C]. Evolvable Systems: From Biology to Hardware, vol.2210, pp. 38-50, 2001.
[117] Linden D.S. Evolving antennas in-situ[J]. Soft Computing - A Fusion of Foundations,Methodologies and Applications, 2004, 8(5): 325-331.
[118] P. Layzell. The Evolvable motherboard: a test platform for the research of intrinsic hardware evolution. Tech rep. University of Sussex, 1998.
[119]陈平,李庆民.基于数学形态学的数字滤波器设计与分析[J].中国电机工程学报,2005,25(11):60-65.
[120]李庚银,罗艳,周明,等.基于数学形态学和网格分形的电能质量扰动检测及定位[J].中国电机工程学报,2006,26(3):25-30.
[121]李肖博,肖仕武,刘万顺,等.基于形态滤波的变压器电流相关保护方案[J].中国电机工程学报,2006,26(6):8-13.
[122]束洪春,王晶,陈学允.动态电能质量扰动的多刻度形态学分析[J].中国电机工程学报,2004,24(4):63-67.
[123]刘云鹏,律方成,李成榕,等.基于数学形态滤波器抑止局部放电窄带周期性干扰的研究[J].中国电机工程学报,2004,24(3):169-173.
[124]欧阳森,王建华,宋政湘,等.基于数学形态学的电力系统采样数据处理方法[J].电网技术,2003,27(9):61-65.
[125]吴青华,张东江.形态滤波技术及其在继电保护中的应用[J].电力系统自动化,2003,27(7):45-49
[126]马义德,杨淼,李廉.一种自适应多角度自适应形态滤波器及其算法[J].通信学报,2004,25(9):86-92.
[127]焦李成.免疫优化计算、学习与识别[M].北京:科学出版社,2006.
[128]黄席樾,张鸿著,何长江.现代智能算法理论及应用[M].北京:科学出版社,2005.
[129] Mori K., Tsukiyama M., Fukuda T. Immune algorithm with searching diversity and its application to resource allocation problem[J]. T. IEE Japan, 1993, 113-C(10): 872-878.
[130] Endoh S., Toma N., Yamada K.. Immune algorithm for n-TSP[J]. Systems.,Man, and Cybernetics, 1998, 4(11-14): 3844-3849.
[131]王磊,潘进,焦李成.免疫算法[J].电子学报,2000,28(7):74-78.
[132]曹先彬,刘克胜,王煦法.基于免疫遗传算法的装相问题求解[J].小型微型计算机系统,2000,21(4):361-363.
[133]左兴权,李士勇.采用免疫进化算法优化设计径向基函数模糊神经网络控制器[J].控制理论与应用,2004,21(4):521-525.
[134]杜海峰,公茂果,焦李成.用于高维函数优化的免疫记忆克隆规划算法[J].自然科学进展,2004,14(8):925-933.
[135] E. Sanchez. Static and dynamic configurable systems[J], IEEE Transactions on Computers, 1999, 48(6): 556-564.
[136] Julian Miller, Peter Thomson. Cartesian genetic programming[C]. In: Proc. of the 3rd European Conference on Genetic Programming (EuroGP2000), 2000, LNCS 1802: 121~132.
[137] Wakabayashi Shinichi, Matsuda Kenji, Kishomoto Yoshihisa, et al. Distributed genetic algorithm for large scale circuit partioning. http:///www.ipsj.or.jp/members/SIGNotes/Eng/03/1995/076/artical002.html
[138] Dekanina L., Dvorak V. A totally distributed genetic algorithm: from cellular system to mesh of processors[C]. In: Proc. of the 15th European Simulation MulticonferenceModelling and Simulation 2001, Prague 2001,CZ: 539-543.
[139] Miguel Garvie. Reliable electronics through artificial evolution[D]. Ph.D Dissertation, University of Sussex, 2005.
[140] Iwata M., Kajitani I., Yamada H., et al. A pattern recognition system using evolvable hardware[C]. In Proc. of the Fifth International Conference on Parallel Problem Solvingfrom Nature (PPSNIV), volume LNCS 1141 of Lecture Notes in Computer Science.Springer-Verlag, 1996: 761-770.
[141] Torresen J. A divide-and-conquer approach to evolvable hardware[C]. In: Proc. of the Second Int. Conf. on Evolvable Systems: From Biology to Hardware (ICES’98), Lausanne, Switzerland: Springer, 1998: 57–65.
[142] Kalganova T. Bidirectional incremental evolution in evolvable hardware[C]. In: Proc. Of the 2nd NASA/DOD workshop on Evolvable Hardware (EH’00), 2000: 65-75.
[143] Stomeo E., Kalganova T., Lambert C. Generalized disjunction decomposition for evolvable hardware[J]. IEEE Trans. on Systems,Man and Cybernetics, Part B, 2006, 36(5): 1024–1043.
[144] Miller J.F. and Thompson P. Aspects of digital evolution: geometry and learning[C]. In: Proc. of the 2nd conference on Evolvable Systems(ICES’98), Lausanne, Switzerland, 1998: 25-35.
[145] Imamura K, Foster J.A., and Krings A.W. The Test vector problem and limitations toevolving digital circuits[C]. In: Proc. of the 2nd conference on EvolvableSystems(ICES’98), Lausanne, Switzerland, 1998: 13-25.
[146] Julian F. Miller and Peter Thomson. A developmental method for growing graphs and circuits[C]. In: Proc of the 5th International Conference on Evolvable Systems: From Biology to Hardware (ICES’03), Trondheim, Norway, 2003: 95-104.
[147] Hornby G.S. and Pollack J.B. The advantages of generative grammatical encodings for physical design[J]. In: Proc. of the Congress on Evolutionary Computation, IEEE Press, 2001: 600-607.
[148] Bongard J.C. and Pfeifer R. Repeated structure and dissociation of genotypic and phenotypic complexity in artificial ontogeny[C]. In Spector L. et al. (eds.) Proceedings of the Genetic and Evolutionary Computation Conference, Morgan-Kaufmann, 2001:829-836.
[149] Bentley P. and Kumar S. Three ways to grow designs: a comparison of embryogenies for an evolutionary design problem[J]. In: Proc. of the Congress on Evolutionary Computation, IEEE Press, 1999: 35-43.
[150] A. Stoica, D. Keymeulen, R. Zebulum, et al. Evolution of analog circuits on field programmable transistor arrays[C]. In: Proc. Of the 2nd NASA/DOD workshop on Evolvable Hardware (EH’00), 2000: 99–108.
[151] A. Kalavade and P. Subrahmanyan. Hardware/software partioning for multifunction systems[J]. IEEE Trans. On Computer-Aided Design of Integrated Circuits and Systems, 1998, 17(9): 819-837.
[152] S Koranne. Formulating SoC test scheduling as a network transportation problem[J]. IEEE Trans. On Computer-Aided Design of Integrated Circuits and Systems, 2002, 21(12): 1517-1525.
[153] D. Zhao and S. Upadhyaya. A genetic resource distribution and test scheduling schem for embedded core-based SoCs[J]. IEEE Trans. on Instrumentation and Measurement, 2004, 53(2): 318-329.
[154] T. Givargis, F. Vahid, and J. Henkel. System-level exploration for Pareto-optimal configurations in parameterlized System-on–a-Chip[J]. IEEE Trans. On Very Large Scale Integration(VLSI) Systems, 2002, 10(4): 416-422.
[155] G. Ascia, V. Catamia, and M. Palesi. A GA-based design space exploration framework for parameterlized System-on–a-Chip platform[J]. IEEE Trans. on Evolutionary Computation, 2004, 8(4): 329-346.
[156] Sekanina L. Towards evolvable IP cores for FPGAs[C]. In: Proc. of the fifth NASA/DoD workshop on Evolvable Hardware (EH’03), Chicago, Illinois, USA, 2003: 145-154..
[157]张泽明.人工免疫算法及其应用研究[D].中国科学技术大学博士学位论文,2007.
[158]杜文志,谭维炽.航天器在系统局部重构设计研究[J].中国空间科学技术,2005,25(5):10-16.
[159]陈雪芹,张迎春,耿云海,等.基于IMM/EA的卫星姿态控制系统重构容错控制[J].系统工程与电子技术,2007,29(5):774-777.
[160]王平,孙宁,李华旺,等.小卫星星载容错计算机控制系统软硬件设计[J].宇航学报,2006,27(3):412-415.
[161]姚一平,李沛琼.可靠性及冗余技术[M].北京:航空工业出版社,1991.