基于FPGA的精密时间—数字转换电路研究
摘要
时间是物质存在和运动的基本属性之一。精密的时间作为科学研究、科学实验和工程技术诸方面的基本物理参量，为一切动力学系统和时序过程的测量和定量研究提供了必不可少的时基坐标。精密的时间不仅在原子核物理研究、粒子物理研究、地球动力学研究、相对论研究、脉冲星周期研究和人造卫星动力学测地等基础研究领域有重要的作用，而且在诸如航空航天、深空通讯、卫星发射及监控、地质测绘、导航通信、电力传输和科学计量等应用研究、国防和国民经济建设中也有普遍的应用，甚至已经深入到人们社会生活的方方面面，几乎无所不及。精密时间测量的基本手段是精密的时间数字转换电路。
精密时间数字转换电路有多种实现方法，本论文主要研究的是利用现场可编程逻辑器件(FPGA)中的专用进位连线来实现精密的时间数字转换电路。FPGA中有着丰富的资源，目前已经有很多基于FPGA实现时间数字转换电路的研究工作。本论文在调研了以前时间数字转换电路工作的基础上，对用FPGA中的专用进位连线来实现时间数字转换电路的研究进行了全面详细的介绍。另外，还详细介绍了对实现的时间数字转换电路进行测试的测试系统设计，最后给出了实现的时间数字转换电路的测试结果和分析。
论文的第一章从物理实验、国防应用、工业应用及仪器三大方面介绍了时间数字转换电路的需求，并分别以物理实验中的第三代北京谱仪、国防应用中的激光测距和工业仪器中的PET等为例介绍了时间数字转换电路的具体应用情况。
第二章介绍了实现时间数字转换电路的主要方法和手段，尤其重点介绍了当前主流的时间数字转换电路实现方法——“粗”时间测量加“细”时间测量，并对其中“细”时间测量的技术方法做了进一步的介绍。
第三章描述了时间数字转换电路中常用的几个技术指标，这些技术指标刻画了时间数字转换电路的性能。另外，本章还简要分析了时间数字转换电路中误差的一些来源，并对转换器校准进行了简单介绍。
第四章首先介绍了FPGA的发展、结构和原理，并对目前几大FPGA供应商的产品进行了总体介绍。在本章的最后介绍了到目前为止用FPGA来实现时间数字转换电路的各种技术和方法。
第五章是本论文的关键，在这一章中介绍了利用FPGA中的专用进位连线实现时间内插的设计思路，各种FPGA器件中进位连线资源，以及实现时间内插方法的尝试研究。最后分别在Altera和Xitinx公司的FPGA器件中实现了时间内插电路，并对实现的时间内插电路进行了时序仿真。
第六章首先调研了物理实验对时间数字转换电路的需求，然后介绍了当前物理实验中典型的时间数字转换器件——HPTDC，并介绍了我们设计的利用FPGA中专用进位连线实现的时间数字转换电路，最后对设计的时间数字转换电路进行了时序仿真。
Time is one of the basic physical attributes of the world we live in. The accurate time not only gives an essential parameter to science research, experiments and engineering technologies, but also works as an indispensably ruler for all dynamics systems and sequential procedure. The accurate time is not only important in basic research such as atom physics research, particle physics research, earth dynamics research, relativity theory research, pulsar period research, and artificial satellite dynamics research etc., but also very important in applied research, defense and economy such as navigation and spaceflight, deep space communication, satellite emission and monitor and control, geological mapping, navigation communication, power transmission, and scientific measurement etc. The accurate time has almost been used in all aspect of the life. The accurate time is measured by using precise time-to-digital converter circuits.
There are many methods to realize precise time-to-digital converter circuits. In this paper, we introduce our research work on realizing precise time-to-digital converter circuits by using the dedicated carry chain of FPGA. There are many resources in FPGA. There are many works about using the resources of FPGA to realize time-to-digital converter circuits. Based on the survey of previous works, we put forward and introduce our method of realizing precise time-to-digital converter circuits by using the dedicated carry chain of FPGA. Then we introduce the design of the test system which is designed for testing our time-to-digital converter circuits. At last, we show the test results and analyze the results.
In first chapter of the paper, the requirement of time-to-digital converter circuits is introduced from the aspects of physical experiments, defense applications, and industrial applications and instruments. Especially, we introduce the applications of time-to-digital converter circuits in the BESIII of physical experiments, laser range finder of defense applications, and PET of industrial instruments.
Chapter two introduces the main techniques and methods to realize time-to-digital converter circuits, especially introduces the popular structure of time-to-digital converter circuits—coarse time measurement + fine time measurement. At last, the methods of fine time measurement are introduced detailedly.
Chapter three clarifies the metrics adapted to the specific application of time-to-digital converter circuits, including Differential Non-Linearity (DNL) and Integral Non-Linearity (INL). These metrics describe the performance of time-to-digital converter circuits. Dynamic error sources such as noise and crosstalk are also discussed. The calibration of time-to-digital converter circuits is also introduced.
In fourth chapter, the development, structure and principle of FPGA are introduced. This chapter also introduces the products of several FPGA providers. We survey all time-to-digital converter circuits based on FPGAs. In the end of the chapter, we introduce all of the techniques which are used to implement time-to-digital converter circuits in FPGAs.
精密时间数字转换电路有多种实现方法，本论文主要研究的是利用现场可编程逻辑器件(FPGA)中的专用进位连线来实现精密的时间数字转换电路。FPGA中有着丰富的资源，目前已经有很多基于FPGA实现时间数字转换电路的研究工作。本论文在调研了以前时间数字转换电路工作的基础上，对用FPGA中的专用进位连线来实现时间数字转换电路的研究进行了全面详细的介绍。另外，还详细介绍了对实现的时间数字转换电路进行测试的测试系统设计，最后给出了实现的时间数字转换电路的测试结果和分析。
论文的第一章从物理实验、国防应用、工业应用及仪器三大方面介绍了时间数字转换电路的需求，并分别以物理实验中的第三代北京谱仪、国防应用中的激光测距和工业仪器中的PET等为例介绍了时间数字转换电路的具体应用情况。
第二章介绍了实现时间数字转换电路的主要方法和手段，尤其重点介绍了当前主流的时间数字转换电路实现方法——“粗”时间测量加“细”时间测量，并对其中“细”时间测量的技术方法做了进一步的介绍。
第三章描述了时间数字转换电路中常用的几个技术指标，这些技术指标刻画了时间数字转换电路的性能。另外，本章还简要分析了时间数字转换电路中误差的一些来源，并对转换器校准进行了简单介绍。
第四章首先介绍了FPGA的发展、结构和原理，并对目前几大FPGA供应商的产品进行了总体介绍。在本章的最后介绍了到目前为止用FPGA来实现时间数字转换电路的各种技术和方法。
第五章是本论文的关键，在这一章中介绍了利用FPGA中的专用进位连线实现时间内插的设计思路，各种FPGA器件中进位连线资源，以及实现时间内插方法的尝试研究。最后分别在Altera和Xitinx公司的FPGA器件中实现了时间内插电路，并对实现的时间内插电路进行了时序仿真。
第六章首先调研了物理实验对时间数字转换电路的需求，然后介绍了当前物理实验中典型的时间数字转换器件——HPTDC，并介绍了我们设计的利用FPGA中专用进位连线实现的时间数字转换电路，最后对设计的时间数字转换电路进行了时序仿真。
Time is one of the basic physical attributes of the world we live in. The accurate time not only gives an essential parameter to science research, experiments and engineering technologies, but also works as an indispensably ruler for all dynamics systems and sequential procedure. The accurate time is not only important in basic research such as atom physics research, particle physics research, earth dynamics research, relativity theory research, pulsar period research, and artificial satellite dynamics research etc., but also very important in applied research, defense and economy such as navigation and spaceflight, deep space communication, satellite emission and monitor and control, geological mapping, navigation communication, power transmission, and scientific measurement etc. The accurate time has almost been used in all aspect of the life. The accurate time is measured by using precise time-to-digital converter circuits.
There are many methods to realize precise time-to-digital converter circuits. In this paper, we introduce our research work on realizing precise time-to-digital converter circuits by using the dedicated carry chain of FPGA. There are many resources in FPGA. There are many works about using the resources of FPGA to realize time-to-digital converter circuits. Based on the survey of previous works, we put forward and introduce our method of realizing precise time-to-digital converter circuits by using the dedicated carry chain of FPGA. Then we introduce the design of the test system which is designed for testing our time-to-digital converter circuits. At last, we show the test results and analyze the results.
In first chapter of the paper, the requirement of time-to-digital converter circuits is introduced from the aspects of physical experiments, defense applications, and industrial applications and instruments. Especially, we introduce the applications of time-to-digital converter circuits in the BESIII of physical experiments, laser range finder of defense applications, and PET of industrial instruments.
Chapter two introduces the main techniques and methods to realize time-to-digital converter circuits, especially introduces the popular structure of time-to-digital converter circuits—coarse time measurement + fine time measurement. At last, the methods of fine time measurement are introduced detailedly.
Chapter three clarifies the metrics adapted to the specific application of time-to-digital converter circuits, including Differential Non-Linearity (DNL) and Integral Non-Linearity (INL). These metrics describe the performance of time-to-digital converter circuits. Dynamic error sources such as noise and crosstalk are also discussed. The calibration of time-to-digital converter circuits is also introduced.
In fourth chapter, the development, structure and principle of FPGA are introduced. This chapter also introduces the products of several FPGA providers. We survey all time-to-digital converter circuits based on FPGAs. In the end of the chapter, we introduce all of the techniques which are used to implement time-to-digital converter circuits in FPGAs.
引文
[1] http://www.time.ac.cn/time/application.htm
[2] Manuel Mota, Design and characterization of CMOS high-resolution time-to-digital converters, Ph.D. dissertation, Technical University of Lisbon, Lisbon, Portugal, Oct. 2000
[3] 雷武虎，机载三维成像系统中的定时测量，中国科技大学近代物理系博士学位论文，2001年5月
[4] 江晓山，BESⅢ主漂移室时间测量的研究，中国科学院高能物理研究所博士学位论文，2003年
[5] 沈文博，高能物理实验中的高精度时间测量方法研究，中国科学技术大学博士学位论文，2004年
[6] 王韶舜、叶云秀等，核与粒子物理实验方法，原子能出版社，1989年12月
[7] 郑志鹏等，北京谱仪正负电子物理(第一版)，广西科学技术出版社，1998
[8] BEPCⅡ初步设计报告，中科院高能所内部文献，2002
[9] BESⅢ初步设计报告，中科院高能所内部文献，2002
[10] http://www.laser-rangefinder.com/isfw/
[11] http://www.ws1718.com/article_53.html
[12] http://www.ws1718.com/article_91.html
[13] 康建毅、喻俊志，激光测量子弹速度研究，激光与红外，第32卷第1期，2002年2月
[14] 孙可煦、易荣清、黄天暄等，辐射加热金X光再发射时间测量，强激光与粒子束，第9卷第4期，1997年11月
[15] 李伯松、贺永胜、韩乃仁、杜馗，模拟爆炸震动的冲击试验机简介，爆炸与冲击，第22卷第1期，2002年1月
[16] 王昌建、徐胜利、郭长铭，气相爆轰波在半圆形弯管中传播现象的实验研究，爆炸与冲击，第23卷第5期，2003年9月
[17] 刘烈峰、胡栋、孙珠妹，二级氢气炮靶室内杂质辐射特性的研究，爆炸与冲击，第19卷第1期，1999年1月
[18] 宗琦，爆炸冲击波的动态破岩特性研究，爆炸与冲击，第17卷第4期，1997年10月
[19] 邵英斌、董金轩、曹科峰，DL—32／16型多路时间间隔测量仪及其应用，爆炸与冲击，第15卷第1期，1995年1月
[20] 董金轩、曹科峰、叶式灿、邵英斌、杨嘉，高精度4通道串行输入时间间隔测量仪，测试技术学报，第10卷第2—3卷，1996年
[21] Mark D. Fries, John J. Williams, "High-precision TDC in an FPGA using a 192-MHz Quadrature Clock," Proceeding of IEEE Conference Record ofNSS, vol. 1, pp.580-584, 2002
[22] 潘中允，PET诊断学，人民卫生出版社，2005年
[23] PET的原理，中华医疗器械工作站 www.1673.net
[24] PET的工作原理，中国肿瘤医学网 http://china.tumor.cn/Index.html
[25] PET的工作原理及特点，医疗维修在线 http://www.medical007.com/
[26] 走近PET，中国科技信息 http://www.chinainfo.gov.cn/index.html
[27] 质潜分析法，仪器分析，http://www.xauat.edu.cn
[28] ACAM mess-electronic, The TDC Cookbook, Oct. 2002
[29] 王俊梅、梁冠营，超声波流量测量技术浅析，中州煤炭，2005年第6期
[30] 王艳霞、傅星、李正光、胡小唐，高精度的超声波在线流量测量，计量学报，第24卷第3期，2003年7月
[31] 朱新勃、谢利理、仝美娟，基于超声波的污水流量测量系统，传感器技术，第23卷第1期，2004年
[32] 江杰、马洪杰，工业高精度超声波流量测量技术的研究，冶金自动化，2004年
[33] 皇甫立群、张处武，数字式超声波相关流量测量研究，淮阴工学院学报，第14卷第1期，2005年2 月
[34] 于秀丽、杨瑞江，超声波在流量测量技术中的应用，甘肃技术，2002年5月
[35] 鹿晓力、路立平、胡智宏、鹿晓阳，利用声波进行流量测量的原理及应用，微计算机信息，第21卷第8-1期，2005年
[36] 俞阿龙，智能镀层厚度测量仪的设计，自动化仪表，第22卷第7期，2001年7月
[37] 陈倩，塑料薄膜和片材厚度测量——机械测量法试验方法分析，中国塑料，第15卷第1期，2001年1月
[38] 张进城、郝跃、李培咸、范隆、冯倩，基于透射谱的GaN薄膜厚度测量，物理学报，第53卷第4期，2004年4月
[39] 徐志玲、吴飞飞，薄膜厚度测量研究，上海计量测试，2001年2月
[40] 林永忠、陈延礼，电缆绝缘厚度测量的探讨，电线电缆，2001年第2期
[41] 赵毅红、陈荣发，波导薄膜厚度测量原理的理论分析，真空，第42卷第1期，2005年1月
[42] 何纪文、王鸿昌，一种复合式在线液体密度测量方案探讨，自动化与仪器仪表，第6期，2005年
[43] 刘木成，液体密度测量的动态补偿，船电技术，第4期，2002年
[44] 黄智伟、李富英、王新辉、汪时云，油品密度的超声波测量方法。传感器技术，第19卷第4期，2000年
[45] 刘子勇、赵万山，液体密度测量的数字化发展方向，现代计量测试，第2期，2002年
[46] 贾煜，密度测量对管输原油路途损耗影响的分析，测量与控制，2005年4月
[1] Dan I. Porat, "Review of Sub-nanosecond Time-Interval Measurements," IEEE Trans. On Nuclear Sciece, Vol. NS-20, No. 5, pp. 36-51.
[2] Jozef Kalisz, "Review of methods for time interval measurements with picosecond resolution," Metrologia, Vol. 41, pp. 17-32, 2004
[3] 安琪，粒子物理实验中的精密时间间隔测量，核技术，已接收将发表
[4] O. Sasaki, "TKO 32-channel Pipeline TDC Module using a 1 GHz GaAs Shift Register," IEEE Trans. on Nucl. Sci. Vol. 38, pp281-285, Apr. 1991
[5] M., Passaseo, E.Petrolo, S.Veneziao, "A TDC Inerated circuit for drift chamber readout," Nucl. Instr. and Meth. A 367 (1995) 418-421
[6] Veneziano, S. et al., Performances of a Multichannel 1 GHz TDC ASIC for the KLOE Tracking Chamber, Proceedings of the Elba conference on Advanced Detectors, 1997
[7] Jorgen Christiansen, The High Performance Time to Digital Converter(HPTDC), presentation at IHEP, Oct. 2003
[8] 王芝英、楼滨乔等等，核电子技术原理，原子能出版社，1989年
[9] Tanaka, M. et al., Development of Monolithic Time-to-Amplitude Converter for High precision TOF Measurement, IEEE Trans. on Nuclear Science, Vol. 38, No. 2, pp. 301-305, Apr. 1991
[10] Stevens, A. E. et al., A Time-to-Voltage Converter and Analog Memory for Colliding Beam Detectors, IEEE Journal of Solid State Circuits, Vol. 24, No. 6, Dec. 1989
[11] H. Kichimi, H. Yamaguchi, and G.Varner, et al., Time expanding multihit TDC for BELLE TOF detector at KEK B factory, BELLE note #223
[12] http://www-history.mcs.sta-andrews.ac.uk/history/Mathematicians/Vernier.html
[13] Rahkonen T & Kostamovaara J, The use of stabilized CMOS delay lines in the digitization of short time intervals, Proc. IEEE Symp. on Circuit and System (Singapore, 1991) Vol.4 pp2252-3
[14] Bailly, P. et al., A 16-channel digital TDC chip, Nuclear Science Symposium, 1998. Conference Record. 1998 IEEE, Volume: 1, 8-14 Nov. 1998 , Pages: 447-452 vol.1
[15] Mota, M. et al., A high-resolution time interpolator based on a Delay Locked Loop and an RC delay line, IEEE Journal of Solid-State Circuits, Vol. 34, No, 10, pp. 1360-1366, Oct. 1999
[16] 戴逸民编著，频率合成与锁相技术，中国科学技术大学出版社，1995
[17] 童诗白等，模拟电子技术基础，高等教育出版社，2002年9月
[18] Dunning, J. et al., An all-digital Phase-Locked Loop with 50-cycle lock time suitable for high-performance microprocessors, IEEE Journal of Solid-State Circuits, Vol. 30, No. 4, pp. 412-422, Apr. 1995
[19] Arai, Y. et al. A time digitizer CMOS gate-array with a 250 ps time resolution, IEEE Journal of Solid-State Circuits, Vol. 31, No. 2, pp. 212-220, Feb. 1996
[20] 郑继禹等，锁相环路原理与应用，北京-人民邮电出版社 1984
[21] Rahkonen, T. E. et al., The use of stabilized CMOS delay lines for the digitization of short time intervals, IEEE Journal of Solid-State Circuits, Vol. 28, No.8, pp. 887-894, Aug. 1993
[22] Bazes M, A novel precision MOS synchronous delay line, IEEE J. Solid State Circuits, 20 pp1265-71, 1985
[23] J. Christiansen. et al., An integrated 16-charmel CMOS, time-to-digital converter, Conference Record of the IEEE Nuclear Science Symposium, pp625-629, Set. 93
[24] Mota, M. et al., A four channel, self-calibrating, high-resolution Time-to-Digital Converter, Proceedings of the 5th. IEEE International Conference on Electronics, Circuits and Systems (ICECS'98), Lisbon, Portugal, Sep. 1998
[25] Christiansen, J., An integrated high-resolution CMOS timing generator based on an array of Delay Locked Loops, IEEE Journal of Solid-State Circuits, Vol.31, No.7, pp. 952-957, Jul. 1996
[26] Mota, M. et al., A high-resolution time interpolator based on a Delay Locked Loop and an RC delay line, IEEE Journal of Solid-State Circuits, Vol. 34, No. 10, pp. 1360-1366, Oct. 1999
[27] Knotts, T. A. et al., A 500MHz time digitiser IC with 15.625ps resolution, Digest of Technical Papers of the IEEE International Solid-State Circuits Conference 1994, Vol. 37, pp. 58-59, Feb. 1994
[28] Bailly, P. et al., A 100 picosecond resolution, 6 microsecond full scale multihit time encoder, in CMOS technology. Proc. of Third International Conference on Electronics for Future Colliders, pp. 57-68, May 1993
[29] Oorbics, M. S. et al., A high-resolution multihit time to digital converter integrated circuit, IEEE Transactions on Nuclear Science, Vol. 44, No. 3, Pt. 1, pp. 379-384, Jun. 1997
[30] Maneatis, J. G. et al., Precise delay generation using coupled oscillators, IEEE Journal of Solid-State Circuits, Vol. 28, No. 12, Dec. 1993
[1] Wave Measurement and Analysis Technical Committee of the IEEE Instrumentation and Measurement society, IEEE Standard for Terminology and Test Methods for Analog-to-Digital Converters, Dec. 2000
[2] Mota.M, Design and Characterization of CMOS High-Resolution Time-to-Digital Converters. Doctoral Thesis in the Technical University of Lisbon. Oct. 2000
[3] 张鹏杰，数据采集系统性能分析与性能测试，中国科学技术大学硕士学位论文，1995
[4] 刘树彬，ADC精度指标，中国科大近代物理系内部资料，1998年
[5] Martins, R. C. et al., Taxonomic problems on ADC characterisation, Proceeding of the 5th. IEEE International Conference on Electronics, Circuits and Systems, Vol. 3, pp. 445-448, Sep. 1998
[6] Doernberg, J. et al., Full-speed testing of A/D converters, IEEE Journal of Solid-State Circuits, Vol. 19, No. 6, pp. 820-827, Dec. 1984
[7] Razavi, B., Principles of data conversion system design, IEEE press, Chapter 6, 1995
[8] 张庆民，高速中频采样和数字下变频的研究，中国科学技术大学博士学位论文，2000年
[9] Gray, P. R. et al., Analysis and design of analogue integrated circuits, John Wiley & Sons, Inc, Chapter 11, 1993
[10] 康华光，电子技术基础模拟部分，高等教育出版社，1999年
[11] Fish, P. J., Electronic noise and low noise design, McGraw Hill, Inc, 1994
[12] Howard W.Johnson, Martin Graham, HIGH-SPEED DIGITAL DESIGN, Prentice Hall PTR, 1993年
[1] 可编程逻辑器件中文网站，http://www.fpga.com.cn
[2] Kevin Skahill，《可编程逻辑系统的VHDL设计技术》，东南大学出版社，1998年9月
[3] 赵雅兴，《FPGA原理及应用》，天津大学出版社，1999年
[4] 宋万杰等，《CPLD技术及应用》，西安电子科技大学出版社，2000年6月
[5] 侯伯亨，《VHDL硬件描述语言与数字逻设计》，西安电子科技大学出版社，2001年4月
[6] 赵曙光，《可编程逻辑器件原理、开发与应用》，西安电子科技大学出版社，2001年4月
[7] 高书莉、罗朝霞，《可编程逻辑设计技术及应用》，人民邮电出版社，2001年9月
[8] 徐志军等，《CPLD／FPGA的开发与运用》，电子工业出版社，2002年7月
[9] 路而红、王曼珠、梁维铭，《可编程器件应用开发指南》，人民邮电出版社，2004年5月
[10] www.xilinx.com
[11] XC9500 In-System Programmable CPLD Family, Xilinx Corp., Sep. 2003
[12] CoolRunner-Ⅱ CPLD Family, Xilinx Corp., Oct. 2003
[13] Spartan-3 FPGA Handbook, Xilinx Corp., July 2003
[14] Virtex-4 Data Sheet, Xilinx Corp., June 2005
[15] Virtex-Ⅱ Platform FPGAs: Complete Data Sheet, Xilinx Corp., June 2004
[16] Virtex-Ⅱ Pro Platform FPGAs: Complete Data Sheet, Xilinx Corp., Dec. 2003
[17] www.altera.com
[18] MAX Ⅱ Device Handbook, Altera Corp., June 2004
[19] Cyclone Device Handbook, Altera Corp., Oct. 2003
[20] Cyclone Ⅱ Device Handbook, Altera Corp., Nov. 2005
[21] Stratix Device Handbook, Altera Corp., July 2005
[22] Stratix Ⅱ Device Handbook, Altera Corp., Dec. 2005
[23] www.latticesemi.com
[24] MachXO Family Data Sheet, Lattice Semiconductor Corp., April 2006
[25] ispMACH 4000V/B/C/Z Family Data Sheet, Lattice Semiconductor Corp., Feb. 2006
[26] LatticeECP & EC Family Data Sheet, Lattice Semiconductor Corp., March 2006
[27] LatticeXP Family Data Sheet, Lattice Semiconductor Corp., Feb. 2005
[28] ispClock 5600 Family Data Sheet, Lattice Semiconductor Corp., Feb. 2005
[29] www.quicklogic.com
[30] Eclipse Family Data Sheet, QuickLogic Corp., Dec. 2005
[31] pASIC FPGA Family Data Sheet, QuickLogic Corp., Jan. 2004
[32] www.actel.com
[33] www.cypress.com
[34] www.atmel.com
[35] www.wsi.com
[36] Jozef Kalisz, Ryszard Szplet, and Andrzej Poniecki, "Field programmable gate array based time-to-digital converter with 200-ps resolution," IEEE Trans. Instrum. Meas., vol. 46, pp. 51-55, Feb. 1997
[37] Ryszard Szplet, Jozef Kalisz, and Rafal Szymanowski, "Interpolating time counter with 100 ps resolution on a single FPGA device," IEEE Trans. Instrum. Meas., vol. 49, pp. 879-883, Aug. 2000
[38] Mohamed Serraj Andaloussi, Mounir Boukadoum, and El-Mostapha Aboulhamid, "A novel time-to-digital converter with 150 ps time resolution and 2.5 ns pulse-pair resolution," in 14th Int. Conf. Microelectronics, 2002, pp. 123-126
[39] Mark D. Fries and John J. Williams, "High-precision TDC in an FPGA using a 192-MHz quadrature clock," in Proc. IEEE Conf. Rec. NSS., vol. 1, 2002, pp. 580-584
[40] Jinyuan Wu, Zonghan Shi, and Irena Y. Wang, "Firmware-only implementation of time-to-digital converter in field programmable gate array," in Proc. IEEE Conf. Rec. NSS., vol. 1, 2003, pp. 177-181
[41] Marek Zielinski, Dariusz Chaberski, Marcin Kowalski, Robert Frankowski, and Slawomir Grzelak, "High-resolution time-interval measuring system implemented in single FPGA device," Measurement, vol. 35, pp. 311-317, 2004
[42] D.K. Xie, Q. C. Zhang, G.S. Qi, and D.Y. Xu, "Cascading delay line time-to-digital converter with 75 ps resolution and a reduced number of delay cells," Rev. Sci. Instrum., vol. 76, 014701, 2005
[43] Rafal Szymanowski and Jozef Kalisz, "Field programmable gate array time counter with two-stage interpolation," Rev. Sci. Instrum., vol. 76, 045104, 2005
[1] Stratix Device Handbook, Altera Corp., July 2005
[2] Cyclone Device Handbook, Altera Corp., Oct. 2003
[3] ACEX 1K Programmable Logic Device Family, Altera Corp., May 2003
[4] Lpm_counter Megafunction User Guide, Altera Corp., Sep. 2004
[5] Lpm_mult Megafunction User Guide, Altera Corp., Sep. 2004
[6] 4-Bit magnitude comparator, Motorola Corp.
[7] Lpm_compare Megafunction User Guide, Altera Corp., Sep. 2004
[8] Lpm_add_sub Megafunction User Guide, Altera Corp., Sep. 2004
[9] Jian Song, Qi An, and Shubin Liu, "A high-resolution time-to-digital converter implemented in field-programmable-gate-arrays," IEEE Transactions on Nuclear Science, vol. 53, no. 1, Feb. 2006
[10] Virtex-Ⅱ Platform FPGAs: Complete Data Sheet, Xilinx Corp., June 2004
[11] LatticeXP Family Data Sheet, Lattice Semiconductro Corp., Feb. 2005
[1] 安琪，粒子物理实验中的精密时间间隔测量，核技术，已接收将发表
[2] Mota. M, Design and Characterization of CMOS High-Resolution Time-to-Digital Converters. Doctoral Thesis in the Technical University of Lisbon. Oct. 2000
[3] 江晓山，BESⅢ主漂移室时间测量的研究，中国科学院高能物理研究所博士学位论文，2003年
[4] A. Abashian et al., "The Belle Detector," Nuclear Instruments and Methods in Physics Research A 479 (2002), P117-232, 2002
[5] Jorgen Christiansen, Specification for HPTDC version1.2, CERN internal specification, July, 2002
[6] Jian Song, Qi An, and Shubin Liu, "A high-resolution time-to-digital converter implemented in field-programmable-gate-arrays," IEEE Transactions on Nuclear Science, vol. 53, no. 1, Feb. 2006
[7] ACEX 1K Programmable Logic Device Family, Altera Corp., May 2003
[8] Understanding Flash ADCs, MAXIM Corp., Oct. 2001
[9] Thomas H. Cormen, Charles E. Leiserson, etc. "Introduction to Algorithms (2nd Edition)," McGraw-Hill book company, 2001
[10] ACEX 1K Programmable Logic Device Family, Altera Corp.,May 2003
[11] 宋健，基于FPGA的时间-数字转换电路的仿真报告，中国科学技术大学近代物理系快电子学实验室，合肥，2005年
[12] Virtex-Ⅱ Platform FPGAs: Complete Data Sheet, Xilinx Corp., June 2004
[13] Application Brief 135, "Ripple-Carry Gray Code Counters," Altera Corp., May 1994
[14] Gray Counter in VHDL, Proceeding of the Student FEI 2000, pp.399-401, 2000
[1] 宋健，基于FPGA的时间-数字转换电路的设计报告，中国科学技术大学近代物理系快电子学实验室，合肥，2005年
[2] ACEX 1K Programmable Logic Device Family, Altera Corp., May 2003
[3] Virtex-Ⅱ Platform FPGAs: Complete Data Sheet, Xilinx Corp., June 2004
[4] ANSI/VITA 1-1994, American National Standard for VME64, American National Standard Institute, Inc. April 1995
[5] ANSI/VITA 23-1998, American National Standard for VME64 Extensions for Physics and other Applications, American National Standard Institute, Inc. March 1999
[6] Universal Serial Bus Specification(Revision2.0), http://www.usb.org/developers/docs.html
[7] EZ-USB FX2 Technical Reference Manual, Cypress Semiconductor Corp., 2001
[8] Cyclone Device Handbook, Altera Corporation, May 2003
[9] 陈曦，无线通信测试平台设计与实现，中国科技大学博士论文，2002
[10] CY2305 Low-cost 3.3V Zero Delay Buffer, Cypress Semiconductor Corp., Dec. 2002
[11] SY89429A Programmable Frequency Synthesizer, Micrel Corp., Oct. 1998
[12] MC100EPT20 3.3V LVTTL/LVCMOS to Differential LVPECL Translator, ON Semiconductor, Sep. 2004
[13] MC100LVEP11 2.5V/3.3V ECL 1:2 Differential Fanout Buffer, ON Semiconductor, June 2004
[14] MC100EPT21 3.3V Differential LVPECL to LVTTL Translator, ON Semiconductor, Sep. 2004
[15] MC100EP195 3.3V ECL Programmable Delay Chip, ON Semiconductor, Oct. 2004
[16] Cypress Semiconductor Corp., Perfect Timing—A design guide for clock generation and distribution, 2002
[17] 廖承恩，微波技术基础，西安电子科技大学出版社，2000年
[18] MECL System Design handbook, On Semicondutor, May 1988
[19] Howard W.Johnson & Martin Graham, High Speed Digital Design, Prentice Hall, 1993
[20] Stephen H.Hall, Garrett W.HalI, James A. McCall, High-Speed Digital System Design, 2000
[21] Evaluating Power for Altera Device, Altera Corporation, July 2001
[22] MIC29750 Series High-Current Low-Dropout Regulators, Micrel Corp., March 2001
[23] LP3853/LP3856 3A Fast Response Ultra Low Dropout Linear Regulators, National Semiconductor Corp., March 2004
[24] LT1764A Series 3A Fast Transient Response Low-Noise LDO Regulators, Linear Technology Corp., 2003
[25] 安琪，高速电路电源和接地设计考虑，高速数字系统设计课讲义，2003年
[26] Mark I．Montrose著，刘元安、李淑芳、高攸纲译，电磁兼容和印刷电路板理论、设计和布线，人民邮电出版社，2002年12月
[27] High-Speed Board Design Techniques, Advanced Micro Devices Inc., 1997年
[28] XC18V00 Series In-System Programmable Configuration PROMs, Xilinx Corp., July 2004
[29] Configuration Handbook, Altera Corp., July 2004
[30] Model 983 Support Software Manual For SBS Adapters For PCI Bus Computers With Windows NT., SBS Technologies, Inc., Dec. 1998
[31] WinDriver User Guider, Jungo Corp., 2000
[32] 蒲俊、吉家锋、伊良忠，MATLAB 6．0数学手册，2002
[1] Doemberg, J. et al., Full-speed testing of A/D converters, IEEE Journal of Solid-State Circuits, Vol. 19, No. 6, pp. 820-827, Dec. 1984
[2] Manuel Mota, Design and characterization of CMOS high-resolution time-to-digital converters, Ph.D. dissertation, Technical University of Lisbon, Lisbon, Portugal, Oct. 2000
[3] K. Maatta and J. Kostamovaara, "A high-precision time-to-digital converter for pulsed time-of-flight laser radar applications," IEEE Trans. Instrum. Meas., vol. 47, no. 2, pp. 521-536, Apr. 1998
[4] R. Szplet, J. Kalisz, and R. Szymanowski, "Interpolating time counter with 100 ps resolution on a single FPGA device," IEEE Trans. Instrum. Meas., vol. 49, no. 4, pp. 879-883, Aug. 2000
[5] J. Christiansen, "High performance time-to-digital converter (version 2.2)," in CERN Digital Microelectronics Group, Mar. 2004
[6] J. Kalisz, "Review of methods for time interval measurements with picosecond resolution," Metrologis, vol. 41, pp. 17-32, 2004
[7] M. Mota and J. Christiansen, "A high-resolution time interpolator based on a delay locked loop and an R-C delay line," IEEE J. Solid-State Circuits, vol. 34, no. 10, pp. 1360-1366, Oct. 1999
[8] A. Mantyniemi, T. Rahkonen, and J. Kostamovaara, "A nonlinearitycorrected CMOS time digitizer IC with 20 ps single-shot precision," in Proc. IEEE Int. Symp. Circuits Syst., 2002, pp. I-513-I-516
[9] CEAN, Technical Information Manual for V1290, February, 2004
[10] 宋健，基于FPGA的时间-数字转换电路的测试报告，中国科学技术大学近代物理系快电子学实验室，合肥，2005年
[1] 宋健，基于FPGA的时间-数字转换电路的设计报告，中国科学技术大学近代物理系快电子学实验室，合肥，2005年
[2] 宋健，安琪，刘树彬；《基于FPGA的时间数字转换器及其转换方法》；国家发明专利(申请号：200510200340X，公开号：CN1719353)
[3] Jian Song, Qi An, Shubin Liu, "A high-resolution time-to-digital converter implemented in field-programmable-gate-arrays, "《IEEE Transactions on Nuclear Science》, vol. 53, no.1, pp.236-241, Feb. 2006
[4] 兰州重离子加速器中的TOF电子学方案设计，内部文献，2005
[2] Manuel Mota, Design and characterization of CMOS high-resolution time-to-digital converters, Ph.D. dissertation, Technical University of Lisbon, Lisbon, Portugal, Oct. 2000
[3] 雷武虎，机载三维成像系统中的定时测量，中国科技大学近代物理系博士学位论文，2001年5月
[4] 江晓山，BESⅢ主漂移室时间测量的研究，中国科学院高能物理研究所博士学位论文，2003年
[5] 沈文博，高能物理实验中的高精度时间测量方法研究，中国科学技术大学博士学位论文，2004年
[6] 王韶舜、叶云秀等，核与粒子物理实验方法，原子能出版社，1989年12月
[7] 郑志鹏等，北京谱仪正负电子物理(第一版)，广西科学技术出版社，1998
[8] BEPCⅡ初步设计报告，中科院高能所内部文献，2002
[9] BESⅢ初步设计报告，中科院高能所内部文献，2002
[10] http://www.laser-rangefinder.com/isfw/
[11] http://www.ws1718.com/article_53.html
[12] http://www.ws1718.com/article_91.html
[13] 康建毅、喻俊志，激光测量子弹速度研究，激光与红外，第32卷第1期，2002年2月
[14] 孙可煦、易荣清、黄天暄等，辐射加热金X光再发射时间测量，强激光与粒子束，第9卷第4期，1997年11月
[15] 李伯松、贺永胜、韩乃仁、杜馗，模拟爆炸震动的冲击试验机简介，爆炸与冲击，第22卷第1期，2002年1月
[16] 王昌建、徐胜利、郭长铭，气相爆轰波在半圆形弯管中传播现象的实验研究，爆炸与冲击，第23卷第5期，2003年9月
[17] 刘烈峰、胡栋、孙珠妹，二级氢气炮靶室内杂质辐射特性的研究，爆炸与冲击，第19卷第1期，1999年1月
[18] 宗琦，爆炸冲击波的动态破岩特性研究，爆炸与冲击，第17卷第4期，1997年10月
[19] 邵英斌、董金轩、曹科峰，DL—32／16型多路时间间隔测量仪及其应用，爆炸与冲击，第15卷第1期，1995年1月
[20] 董金轩、曹科峰、叶式灿、邵英斌、杨嘉，高精度4通道串行输入时间间隔测量仪，测试技术学报，第10卷第2—3卷，1996年
[21] Mark D. Fries, John J. Williams, "High-precision TDC in an FPGA using a 192-MHz Quadrature Clock," Proceeding of IEEE Conference Record ofNSS, vol. 1, pp.580-584, 2002
[22] 潘中允，PET诊断学，人民卫生出版社，2005年
[23] PET的原理，中华医疗器械工作站 www.1673.net
[24] PET的工作原理，中国肿瘤医学网 http://china.tumor.cn/Index.html
[25] PET的工作原理及特点，医疗维修在线 http://www.medical007.com/
[26] 走近PET，中国科技信息 http://www.chinainfo.gov.cn/index.html
[27] 质潜分析法，仪器分析，http://www.xauat.edu.cn
[28] ACAM mess-electronic, The TDC Cookbook, Oct. 2002
[29] 王俊梅、梁冠营，超声波流量测量技术浅析，中州煤炭，2005年第6期
[30] 王艳霞、傅星、李正光、胡小唐，高精度的超声波在线流量测量，计量学报，第24卷第3期，2003年7月
[31] 朱新勃、谢利理、仝美娟，基于超声波的污水流量测量系统，传感器技术，第23卷第1期，2004年
[32] 江杰、马洪杰，工业高精度超声波流量测量技术的研究，冶金自动化，2004年
[33] 皇甫立群、张处武，数字式超声波相关流量测量研究，淮阴工学院学报，第14卷第1期，2005年2 月
[34] 于秀丽、杨瑞江，超声波在流量测量技术中的应用，甘肃技术，2002年5月
[35] 鹿晓力、路立平、胡智宏、鹿晓阳，利用声波进行流量测量的原理及应用，微计算机信息，第21卷第8-1期，2005年
[36] 俞阿龙，智能镀层厚度测量仪的设计，自动化仪表，第22卷第7期，2001年7月
[37] 陈倩，塑料薄膜和片材厚度测量——机械测量法试验方法分析，中国塑料，第15卷第1期，2001年1月
[38] 张进城、郝跃、李培咸、范隆、冯倩，基于透射谱的GaN薄膜厚度测量，物理学报，第53卷第4期，2004年4月
[39] 徐志玲、吴飞飞，薄膜厚度测量研究，上海计量测试，2001年2月
[40] 林永忠、陈延礼，电缆绝缘厚度测量的探讨，电线电缆，2001年第2期
[41] 赵毅红、陈荣发，波导薄膜厚度测量原理的理论分析，真空，第42卷第1期，2005年1月
[42] 何纪文、王鸿昌，一种复合式在线液体密度测量方案探讨，自动化与仪器仪表，第6期，2005年
[43] 刘木成，液体密度测量的动态补偿，船电技术，第4期，2002年
[44] 黄智伟、李富英、王新辉、汪时云，油品密度的超声波测量方法。传感器技术，第19卷第4期，2000年
[45] 刘子勇、赵万山，液体密度测量的数字化发展方向，现代计量测试，第2期，2002年
[46] 贾煜，密度测量对管输原油路途损耗影响的分析，测量与控制，2005年4月
[1] Dan I. Porat, "Review of Sub-nanosecond Time-Interval Measurements," IEEE Trans. On Nuclear Sciece, Vol. NS-20, No. 5, pp. 36-51.
[2] Jozef Kalisz, "Review of methods for time interval measurements with picosecond resolution," Metrologia, Vol. 41, pp. 17-32, 2004
[3] 安琪，粒子物理实验中的精密时间间隔测量，核技术，已接收将发表
[4] O. Sasaki, "TKO 32-channel Pipeline TDC Module using a 1 GHz GaAs Shift Register," IEEE Trans. on Nucl. Sci. Vol. 38, pp281-285, Apr. 1991
[5] M., Passaseo, E.Petrolo, S.Veneziao, "A TDC Inerated circuit for drift chamber readout," Nucl. Instr. and Meth. A 367 (1995) 418-421
[6] Veneziano, S. et al., Performances of a Multichannel 1 GHz TDC ASIC for the KLOE Tracking Chamber, Proceedings of the Elba conference on Advanced Detectors, 1997
[7] Jorgen Christiansen, The High Performance Time to Digital Converter(HPTDC), presentation at IHEP, Oct. 2003
[8] 王芝英、楼滨乔等等，核电子技术原理，原子能出版社，1989年
[9] Tanaka, M. et al., Development of Monolithic Time-to-Amplitude Converter for High precision TOF Measurement, IEEE Trans. on Nuclear Science, Vol. 38, No. 2, pp. 301-305, Apr. 1991
[10] Stevens, A. E. et al., A Time-to-Voltage Converter and Analog Memory for Colliding Beam Detectors, IEEE Journal of Solid State Circuits, Vol. 24, No. 6, Dec. 1989
[11] H. Kichimi, H. Yamaguchi, and G.Varner, et al., Time expanding multihit TDC for BELLE TOF detector at KEK B factory, BELLE note #223
[12] http://www-history.mcs.sta-andrews.ac.uk/history/Mathematicians/Vernier.html
[13] Rahkonen T & Kostamovaara J, The use of stabilized CMOS delay lines in the digitization of short time intervals, Proc. IEEE Symp. on Circuit and System (Singapore, 1991) Vol.4 pp2252-3
[14] Bailly, P. et al., A 16-channel digital TDC chip, Nuclear Science Symposium, 1998. Conference Record. 1998 IEEE, Volume: 1, 8-14 Nov. 1998 , Pages: 447-452 vol.1
[15] Mota, M. et al., A high-resolution time interpolator based on a Delay Locked Loop and an RC delay line, IEEE Journal of Solid-State Circuits, Vol. 34, No, 10, pp. 1360-1366, Oct. 1999
[16] 戴逸民编著，频率合成与锁相技术，中国科学技术大学出版社，1995
[17] 童诗白等，模拟电子技术基础，高等教育出版社，2002年9月
[18] Dunning, J. et al., An all-digital Phase-Locked Loop with 50-cycle lock time suitable for high-performance microprocessors, IEEE Journal of Solid-State Circuits, Vol. 30, No. 4, pp. 412-422, Apr. 1995
[19] Arai, Y. et al. A time digitizer CMOS gate-array with a 250 ps time resolution, IEEE Journal of Solid-State Circuits, Vol. 31, No. 2, pp. 212-220, Feb. 1996
[20] 郑继禹等，锁相环路原理与应用，北京-人民邮电出版社 1984
[21] Rahkonen, T. E. et al., The use of stabilized CMOS delay lines for the digitization of short time intervals, IEEE Journal of Solid-State Circuits, Vol. 28, No.8, pp. 887-894, Aug. 1993
[22] Bazes M, A novel precision MOS synchronous delay line, IEEE J. Solid State Circuits, 20 pp1265-71, 1985
[23] J. Christiansen. et al., An integrated 16-charmel CMOS, time-to-digital converter, Conference Record of the IEEE Nuclear Science Symposium, pp625-629, Set. 93
[24] Mota, M. et al., A four channel, self-calibrating, high-resolution Time-to-Digital Converter, Proceedings of the 5th. IEEE International Conference on Electronics, Circuits and Systems (ICECS'98), Lisbon, Portugal, Sep. 1998
[25] Christiansen, J., An integrated high-resolution CMOS timing generator based on an array of Delay Locked Loops, IEEE Journal of Solid-State Circuits, Vol.31, No.7, pp. 952-957, Jul. 1996
[26] Mota, M. et al., A high-resolution time interpolator based on a Delay Locked Loop and an RC delay line, IEEE Journal of Solid-State Circuits, Vol. 34, No. 10, pp. 1360-1366, Oct. 1999
[27] Knotts, T. A. et al., A 500MHz time digitiser IC with 15.625ps resolution, Digest of Technical Papers of the IEEE International Solid-State Circuits Conference 1994, Vol. 37, pp. 58-59, Feb. 1994
[28] Bailly, P. et al., A 100 picosecond resolution, 6 microsecond full scale multihit time encoder, in CMOS technology. Proc. of Third International Conference on Electronics for Future Colliders, pp. 57-68, May 1993
[29] Oorbics, M. S. et al., A high-resolution multihit time to digital converter integrated circuit, IEEE Transactions on Nuclear Science, Vol. 44, No. 3, Pt. 1, pp. 379-384, Jun. 1997
[30] Maneatis, J. G. et al., Precise delay generation using coupled oscillators, IEEE Journal of Solid-State Circuits, Vol. 28, No. 12, Dec. 1993
[1] Wave Measurement and Analysis Technical Committee of the IEEE Instrumentation and Measurement society, IEEE Standard for Terminology and Test Methods for Analog-to-Digital Converters, Dec. 2000
[2] Mota.M, Design and Characterization of CMOS High-Resolution Time-to-Digital Converters. Doctoral Thesis in the Technical University of Lisbon. Oct. 2000
[3] 张鹏杰，数据采集系统性能分析与性能测试，中国科学技术大学硕士学位论文，1995
[4] 刘树彬，ADC精度指标，中国科大近代物理系内部资料，1998年
[5] Martins, R. C. et al., Taxonomic problems on ADC characterisation, Proceeding of the 5th. IEEE International Conference on Electronics, Circuits and Systems, Vol. 3, pp. 445-448, Sep. 1998
[6] Doernberg, J. et al., Full-speed testing of A/D converters, IEEE Journal of Solid-State Circuits, Vol. 19, No. 6, pp. 820-827, Dec. 1984
[7] Razavi, B., Principles of data conversion system design, IEEE press, Chapter 6, 1995
[8] 张庆民，高速中频采样和数字下变频的研究，中国科学技术大学博士学位论文，2000年
[9] Gray, P. R. et al., Analysis and design of analogue integrated circuits, John Wiley & Sons, Inc, Chapter 11, 1993
[10] 康华光，电子技术基础模拟部分，高等教育出版社，1999年
[11] Fish, P. J., Electronic noise and low noise design, McGraw Hill, Inc, 1994
[12] Howard W.Johnson, Martin Graham, HIGH-SPEED DIGITAL DESIGN, Prentice Hall PTR, 1993年
[1] 可编程逻辑器件中文网站，http://www.fpga.com.cn
[2] Kevin Skahill，《可编程逻辑系统的VHDL设计技术》，东南大学出版社，1998年9月
[3] 赵雅兴，《FPGA原理及应用》，天津大学出版社，1999年
[4] 宋万杰等，《CPLD技术及应用》，西安电子科技大学出版社，2000年6月
[5] 侯伯亨，《VHDL硬件描述语言与数字逻设计》，西安电子科技大学出版社，2001年4月
[6] 赵曙光，《可编程逻辑器件原理、开发与应用》，西安电子科技大学出版社，2001年4月
[7] 高书莉、罗朝霞，《可编程逻辑设计技术及应用》，人民邮电出版社，2001年9月
[8] 徐志军等，《CPLD／FPGA的开发与运用》，电子工业出版社，2002年7月
[9] 路而红、王曼珠、梁维铭，《可编程器件应用开发指南》，人民邮电出版社，2004年5月
[10] www.xilinx.com
[11] XC9500 In-System Programmable CPLD Family, Xilinx Corp., Sep. 2003
[12] CoolRunner-Ⅱ CPLD Family, Xilinx Corp., Oct. 2003
[13] Spartan-3 FPGA Handbook, Xilinx Corp., July 2003
[14] Virtex-4 Data Sheet, Xilinx Corp., June 2005
[15] Virtex-Ⅱ Platform FPGAs: Complete Data Sheet, Xilinx Corp., June 2004
[16] Virtex-Ⅱ Pro Platform FPGAs: Complete Data Sheet, Xilinx Corp., Dec. 2003
[17] www.altera.com
[18] MAX Ⅱ Device Handbook, Altera Corp., June 2004
[19] Cyclone Device Handbook, Altera Corp., Oct. 2003
[20] Cyclone Ⅱ Device Handbook, Altera Corp., Nov. 2005
[21] Stratix Device Handbook, Altera Corp., July 2005
[22] Stratix Ⅱ Device Handbook, Altera Corp., Dec. 2005
[23] www.latticesemi.com
[24] MachXO Family Data Sheet, Lattice Semiconductor Corp., April 2006
[25] ispMACH 4000V/B/C/Z Family Data Sheet, Lattice Semiconductor Corp., Feb. 2006
[26] LatticeECP & EC Family Data Sheet, Lattice Semiconductor Corp., March 2006
[27] LatticeXP Family Data Sheet, Lattice Semiconductor Corp., Feb. 2005
[28] ispClock 5600 Family Data Sheet, Lattice Semiconductor Corp., Feb. 2005
[29] www.quicklogic.com
[30] Eclipse Family Data Sheet, QuickLogic Corp., Dec. 2005
[31] pASIC FPGA Family Data Sheet, QuickLogic Corp., Jan. 2004
[32] www.actel.com
[33] www.cypress.com
[34] www.atmel.com
[35] www.wsi.com
[36] Jozef Kalisz, Ryszard Szplet, and Andrzej Poniecki, "Field programmable gate array based time-to-digital converter with 200-ps resolution," IEEE Trans. Instrum. Meas., vol. 46, pp. 51-55, Feb. 1997
[37] Ryszard Szplet, Jozef Kalisz, and Rafal Szymanowski, "Interpolating time counter with 100 ps resolution on a single FPGA device," IEEE Trans. Instrum. Meas., vol. 49, pp. 879-883, Aug. 2000
[38] Mohamed Serraj Andaloussi, Mounir Boukadoum, and El-Mostapha Aboulhamid, "A novel time-to-digital converter with 150 ps time resolution and 2.5 ns pulse-pair resolution," in 14th Int. Conf. Microelectronics, 2002, pp. 123-126
[39] Mark D. Fries and John J. Williams, "High-precision TDC in an FPGA using a 192-MHz quadrature clock," in Proc. IEEE Conf. Rec. NSS., vol. 1, 2002, pp. 580-584
[40] Jinyuan Wu, Zonghan Shi, and Irena Y. Wang, "Firmware-only implementation of time-to-digital converter in field programmable gate array," in Proc. IEEE Conf. Rec. NSS., vol. 1, 2003, pp. 177-181
[41] Marek Zielinski, Dariusz Chaberski, Marcin Kowalski, Robert Frankowski, and Slawomir Grzelak, "High-resolution time-interval measuring system implemented in single FPGA device," Measurement, vol. 35, pp. 311-317, 2004
[42] D.K. Xie, Q. C. Zhang, G.S. Qi, and D.Y. Xu, "Cascading delay line time-to-digital converter with 75 ps resolution and a reduced number of delay cells," Rev. Sci. Instrum., vol. 76, 014701, 2005
[43] Rafal Szymanowski and Jozef Kalisz, "Field programmable gate array time counter with two-stage interpolation," Rev. Sci. Instrum., vol. 76, 045104, 2005
[1] Stratix Device Handbook, Altera Corp., July 2005
[2] Cyclone Device Handbook, Altera Corp., Oct. 2003
[3] ACEX 1K Programmable Logic Device Family, Altera Corp., May 2003
[4] Lpm_counter Megafunction User Guide, Altera Corp., Sep. 2004
[5] Lpm_mult Megafunction User Guide, Altera Corp., Sep. 2004
[6] 4-Bit magnitude comparator, Motorola Corp.
[7] Lpm_compare Megafunction User Guide, Altera Corp., Sep. 2004
[8] Lpm_add_sub Megafunction User Guide, Altera Corp., Sep. 2004
[9] Jian Song, Qi An, and Shubin Liu, "A high-resolution time-to-digital converter implemented in field-programmable-gate-arrays," IEEE Transactions on Nuclear Science, vol. 53, no. 1, Feb. 2006
[10] Virtex-Ⅱ Platform FPGAs: Complete Data Sheet, Xilinx Corp., June 2004
[11] LatticeXP Family Data Sheet, Lattice Semiconductro Corp., Feb. 2005
[1] 安琪，粒子物理实验中的精密时间间隔测量，核技术，已接收将发表
[2] Mota. M, Design and Characterization of CMOS High-Resolution Time-to-Digital Converters. Doctoral Thesis in the Technical University of Lisbon. Oct. 2000
[3] 江晓山，BESⅢ主漂移室时间测量的研究，中国科学院高能物理研究所博士学位论文，2003年
[4] A. Abashian et al., "The Belle Detector," Nuclear Instruments and Methods in Physics Research A 479 (2002), P117-232, 2002
[5] Jorgen Christiansen, Specification for HPTDC version1.2, CERN internal specification, July, 2002
[6] Jian Song, Qi An, and Shubin Liu, "A high-resolution time-to-digital converter implemented in field-programmable-gate-arrays," IEEE Transactions on Nuclear Science, vol. 53, no. 1, Feb. 2006
[7] ACEX 1K Programmable Logic Device Family, Altera Corp., May 2003
[8] Understanding Flash ADCs, MAXIM Corp., Oct. 2001
[9] Thomas H. Cormen, Charles E. Leiserson, etc. "Introduction to Algorithms (2nd Edition)," McGraw-Hill book company, 2001
[10] ACEX 1K Programmable Logic Device Family, Altera Corp.,May 2003
[11] 宋健，基于FPGA的时间-数字转换电路的仿真报告，中国科学技术大学近代物理系快电子学实验室，合肥，2005年
[12] Virtex-Ⅱ Platform FPGAs: Complete Data Sheet, Xilinx Corp., June 2004
[13] Application Brief 135, "Ripple-Carry Gray Code Counters," Altera Corp., May 1994
[14] Gray Counter in VHDL, Proceeding of the Student FEI 2000, pp.399-401, 2000
[1] 宋健，基于FPGA的时间-数字转换电路的设计报告，中国科学技术大学近代物理系快电子学实验室，合肥，2005年
[2] ACEX 1K Programmable Logic Device Family, Altera Corp., May 2003
[3] Virtex-Ⅱ Platform FPGAs: Complete Data Sheet, Xilinx Corp., June 2004
[4] ANSI/VITA 1-1994, American National Standard for VME64, American National Standard Institute, Inc. April 1995
[5] ANSI/VITA 23-1998, American National Standard for VME64 Extensions for Physics and other Applications, American National Standard Institute, Inc. March 1999
[6] Universal Serial Bus Specification(Revision2.0), http://www.usb.org/developers/docs.html
[7] EZ-USB FX2 Technical Reference Manual, Cypress Semiconductor Corp., 2001
[8] Cyclone Device Handbook, Altera Corporation, May 2003
[9] 陈曦，无线通信测试平台设计与实现，中国科技大学博士论文，2002
[10] CY2305 Low-cost 3.3V Zero Delay Buffer, Cypress Semiconductor Corp., Dec. 2002
[11] SY89429A Programmable Frequency Synthesizer, Micrel Corp., Oct. 1998
[12] MC100EPT20 3.3V LVTTL/LVCMOS to Differential LVPECL Translator, ON Semiconductor, Sep. 2004
[13] MC100LVEP11 2.5V/3.3V ECL 1:2 Differential Fanout Buffer, ON Semiconductor, June 2004
[14] MC100EPT21 3.3V Differential LVPECL to LVTTL Translator, ON Semiconductor, Sep. 2004
[15] MC100EP195 3.3V ECL Programmable Delay Chip, ON Semiconductor, Oct. 2004
[16] Cypress Semiconductor Corp., Perfect Timing—A design guide for clock generation and distribution, 2002
[17] 廖承恩，微波技术基础，西安电子科技大学出版社，2000年
[18] MECL System Design handbook, On Semicondutor, May 1988
[19] Howard W.Johnson & Martin Graham, High Speed Digital Design, Prentice Hall, 1993
[20] Stephen H.Hall, Garrett W.HalI, James A. McCall, High-Speed Digital System Design, 2000
[21] Evaluating Power for Altera Device, Altera Corporation, July 2001
[22] MIC29750 Series High-Current Low-Dropout Regulators, Micrel Corp., March 2001
[23] LP3853/LP3856 3A Fast Response Ultra Low Dropout Linear Regulators, National Semiconductor Corp., March 2004
[24] LT1764A Series 3A Fast Transient Response Low-Noise LDO Regulators, Linear Technology Corp., 2003
[25] 安琪，高速电路电源和接地设计考虑，高速数字系统设计课讲义，2003年
[26] Mark I．Montrose著，刘元安、李淑芳、高攸纲译，电磁兼容和印刷电路板理论、设计和布线，人民邮电出版社，2002年12月
[27] High-Speed Board Design Techniques, Advanced Micro Devices Inc., 1997年
[28] XC18V00 Series In-System Programmable Configuration PROMs, Xilinx Corp., July 2004
[29] Configuration Handbook, Altera Corp., July 2004
[30] Model 983 Support Software Manual For SBS Adapters For PCI Bus Computers With Windows NT., SBS Technologies, Inc., Dec. 1998
[31] WinDriver User Guider, Jungo Corp., 2000
[32] 蒲俊、吉家锋、伊良忠，MATLAB 6．0数学手册，2002
[1] Doemberg, J. et al., Full-speed testing of A/D converters, IEEE Journal of Solid-State Circuits, Vol. 19, No. 6, pp. 820-827, Dec. 1984
[2] Manuel Mota, Design and characterization of CMOS high-resolution time-to-digital converters, Ph.D. dissertation, Technical University of Lisbon, Lisbon, Portugal, Oct. 2000
[3] K. Maatta and J. Kostamovaara, "A high-precision time-to-digital converter for pulsed time-of-flight laser radar applications," IEEE Trans. Instrum. Meas., vol. 47, no. 2, pp. 521-536, Apr. 1998
[4] R. Szplet, J. Kalisz, and R. Szymanowski, "Interpolating time counter with 100 ps resolution on a single FPGA device," IEEE Trans. Instrum. Meas., vol. 49, no. 4, pp. 879-883, Aug. 2000
[5] J. Christiansen, "High performance time-to-digital converter (version 2.2)," in CERN Digital Microelectronics Group, Mar. 2004
[6] J. Kalisz, "Review of methods for time interval measurements with picosecond resolution," Metrologis, vol. 41, pp. 17-32, 2004
[7] M. Mota and J. Christiansen, "A high-resolution time interpolator based on a delay locked loop and an R-C delay line," IEEE J. Solid-State Circuits, vol. 34, no. 10, pp. 1360-1366, Oct. 1999
[8] A. Mantyniemi, T. Rahkonen, and J. Kostamovaara, "A nonlinearitycorrected CMOS time digitizer IC with 20 ps single-shot precision," in Proc. IEEE Int. Symp. Circuits Syst., 2002, pp. I-513-I-516
[9] CEAN, Technical Information Manual for V1290, February, 2004
[10] 宋健，基于FPGA的时间-数字转换电路的测试报告，中国科学技术大学近代物理系快电子学实验室，合肥，2005年
[1] 宋健，基于FPGA的时间-数字转换电路的设计报告，中国科学技术大学近代物理系快电子学实验室，合肥，2005年
[2] 宋健，安琪，刘树彬；《基于FPGA的时间数字转换器及其转换方法》；国家发明专利(申请号：200510200340X，公开号：CN1719353)
[3] Jian Song, Qi An, Shubin Liu, "A high-resolution time-to-digital converter implemented in field-programmable-gate-arrays, "《IEEE Transactions on Nuclear Science》, vol. 53, no.1, pp.236-241, Feb. 2006
[4] 兰州重离子加速器中的TOF电子学方案设计，内部文献，2005