高效电流模Buck型DC-DC稳压器设计与稳定性分析
详细信息    本馆镜像全文|  推荐本文 |  |   获取CNKI官网全文
摘要
本论文设计工作来源于西安电子科技大学电路CAD研究所的科研项目“深亚微米电源管理类集成电路的关键技术理论研究与设计”,主要对Buck型DC-DC稳压器的设计和相关理论进行了研究,并在此基础上设计实现了一款适用于便携系统的高效电流模Buck型DC-DC稳压器XD1106。芯片基于0.5μm标准CMOS工艺模型,使用Cadence、Hspice等EDA工具仿真验证,整体电路设计已完成,各项指标均达到设计要求。
     XD1106采用同步整流技术和轻负载下可切换到LDO的工作模式,提高了全负载范围内的工作效率;设计该芯片在输入电压降低至接近输出电压时,主开关管100%占空比导通工作,以延长电池的使用寿命。芯片采用峰值电流模式脉宽调制控制方案,大大提高了芯片电源电压和负载变化的瞬态响应性能,并设计了分段线性斜坡补偿电路以消除电流环路的不稳定性。同时设计可根据斜坡补偿信号幅度进行阈值自调节的箝位电路,消除了斜坡补偿对芯片带载能力的影响。在对电压环路的稳定性进行分析的基础上,利用内部频率补偿实现了稳定性设计。另外,芯片还集成了过压保护、过温保护等多种保护电路,确保系统更加安全和稳定。
Supported by the research project of Institute of Electronic CAD-“Theoretical research and design of key techniques for deep-submicron power management IC”, this paper analyzes the design and related theory of Buck DC-DC regulator in detail. And a high efficiency current mode Buck DC-DC regulator XD1106 for portable applications is designed. The whole chip is designed in 0.5μm standard CMOS process, simulated with Cadence and Hspice simulation tool, the simulation results show that all specifications are met.
     By adopting the technologies of synchronous rectification and LDO mode at light loads, the efficiency of the chip is enhanced at whole load range.To further maximize battery life, when input supply voltage decreases towards output voltage, the duty cycle increases to 100%, which is the dropout condition, and the PMOS switch is turned on continuously. As a result of the adoption of peak current mode PWM control, the transient response speed of the supply voltage and the load’s variety becomes much faster. In order to avoid the current loop instability, a new piecewise linear slope compensation circuit is designed. A clamp circuit whose threshold can be adjusted with respect to the magnitude of the slope compensation signal is also designed to cancel the slope compensation effect on current limit. Based on analysis of voltage loop frequency compensation, stability is realized through internal compensation. Over voltage protection circuit, over temperature protection circuit and other protection circuits are designed, which make the system more reliable and stable.
引文
[1]李玉山,来新泉,贾新章.电子系统集成设计技术.北京:电子工业出版社,2002.
    [2]王国华,王鸿麟,羊彦.便携式电子设备电源管理技术.西安:西安电子科技大学出版社,2004.pp:1-5.
    [3]张占松,蔡宣三.开关电源的原理与设计(修订版).北京:电子工业出版社,2004.pp:1-59, pp:210-237.
    [4]陈坚.电力电子学.北京:高等教育出版社,2002.pp:57-98.
    [5] R.W.Erickson, D.Maksimovic. Fundermental Of Power Electronics. Kluwer Academic Publishers, 2002.
    [6]宋伟,宫元九,吕瑶.同步整流器驱动方式对开关电源效率的影响.哈尔滨理工大学学报.1997, 4, 2(2).pp:44.
    [7]原田耕介(编),耿文学(译).开关电源手册.北京:机械工业出版社,2004.
    [8] B.Arbetter, R.Erickson, D.Maksimovic. DC-DC Converter Design for Battery- Operated Systems. IEEE Power Electronics Specialists Conf. 1995. pp:103-109.
    [9] Raymond B.Ridley. A New Continuous-Time Model For Current-Mode Control, IEEE Trans. POWER ELECTRONICS. 1991, 4, l6(2). pp:271-280.
    [10] Marian K, Kazimierczuk. Transfer Function of Modulator in PWM Converters with Current-Mode Control. IEEE Transaction on Circuits and Systems. 2000, 9, 47(9). pp:1407.
    [11] L.H.Dixon. Pulse Width Modulator Control Methods with Complementary Optimization. Powerconversion International. 1982, 1. pp:14-21.
    [12] R.D.Middlebrook. Topics in Multiple-Loop Regulators and Current-Mode Programming. IEEE PESC. 1985, 6.
    [13] B.Arbetter, R.Erickson, D.Maksimovic. DC-DC Converter Design for Battery Operated Systems. IEEE Power Electronics Specialists Conf. 1995. pp:103-109.
    [14] L.H.Dixon. Pulse Width Modulator Control Methods with Complementary Optimization. Powerconversion International, 1982, 2. pp:14-21.
    [15] Zansky, Zoltan. Current mode converter with controlled slope compensation. United States Patent 4,837,495.
    [16] Texas Instruments. Understdanding Buck Power Stages in Switching Power Supplies. Application Report 1999.
    [17]林波涛,Y. S. Lee,丘水生.工作于断续电感电流模式的PWM开关变换器的统一建模方法.电子学报.1999, 2, (2).pp:40.
    [18]张卫平,吴兆麟,李洁.开关转换器建模方法综述.浙江大学学报(自然科学版).1999, 3.pp:169.
    [19]周嘉农,曾小平.DC-DC开关变换器的建模与分析的动态评述.华南理工大学学报(自然科学版).2000, 8.pp:111.
    [20]杨汝.峰值电流控制模式中斜坡补偿电路的设计.电力电子技术.2001, 6, 35(3).pp:35.
    [21] Gabriel A, Rincon-Mora, Phillip E.Allen. A Low-Voltage, Low Quiescent Current, Low Drop-Out Regulator. IEEE Journal of Solid-State Circuit. 1998, 1, 33 (1).
    [22] Technical Brief. Designing Stable Compensation Networks for Single Phase Voltage Mode Buck Regulators, Intersil, December 2003, 9.
    [23] T.Regan. Low Dropout Linear Regulators Improve Automotive And Battery Poewered Systems. Poewerconversion and Intelligent Motion.. 1990, 2. pp:65-69.
    [24] A.Matsuzawa. Low Voltage Mixed Analog/Digital Circuit Design for Portable Equipment. 1993 Sysposium on VLSI Circuit Digest of Technical Papers. 1993. pp:49-54.
    [25] Raymond B.Ridley. A New Continuous-Time Model For Current-Mode Control, IEEE Trans. POWER ELECTRONICS. 1991, 4, 6(2). pp:271-280.
    [26] VattchéVorpérian. Simplified Analysis of PWM Converters Using Model of PWM Switch PartⅠandⅡ. IEEE Trans. Aerospace And Electronic Systems. 1990, 5, 26(3) . pp:490-496.
    [27] Kahou Wong. Output Capacitor Stability Study on a Voltage-Mode Buck Regulator Using System-Poles Approach. IEEE Trans. Circuits And SystemsⅡ. 2004, 8, 51(8). pp:436-441.
    [28]孙肖子,张畴先,谈文心等.电子线路基础.西安:西安电子科技大学出版社.1998.
    [29] Behzad Razavi.模拟CMOS集成电路设计.西安:西安交通大学出版社.2002. pp:284-285.
    [30] Paul R.Gray, Paul J.Hurst, Stephen H.Lewis. Analysis And Design Of Analog Intergrated Circuits. Fourth Edition. JOHN WILEY&SONS. 2001.
    [31] S.Franco. Design with Operational Amplifiers and Analog integrated Circuits. Second Edition. New York:McGraw Hill, 1998.
    [32] Phillip E.Allen, Douglas R.Holberg. CMOS Analog Circuit Design (Second Edition).北京:电子工业出版社.2002.pp:143-160.

© 2004-2018 中国地质图书馆版权所有 京ICP备05064691号 京公网安备11010802017129号

地址:北京市海淀区学院路29号 邮编:100083

电话:办公室:(+86 10)66554848;文献借阅、咨询服务、科技查新:66554700