电路进化设计算法研究
|
摘要
电路进化是一种基于群体搜索和可编程硬件的智能进化设计方法。它的出现是智能算法与可编程硬件共同促进的结果,正受到越来越多的关注。使用进化算法设计的电路,能发现新颖的人们难以想到的电路结构,能降低需要的门资源或晶体管数量从而提高芯片的利用率,能降低电路的连接级数提高信号的传输速度。若使用内部进化的方式设计电路,还能使所得电路具有自组织、自修复、自适应的特性。因此开展电路进化设计研究具有重要的应用价值。
目前有关电路进化设计的研究还不是很成熟。不论是内部进化方式还是外部进化方式,所能设计的电路规模都比较小,很难付诸实际应用。本文旨在通过对组合逻辑电路进化设计、时序电路进化设计和多态电路进化设计等进行深入研究和探索,提出高效的进化设计算法与策略,从而提高电路进化设计算法的求解性能。
论文的主要研究工作与创新点包括以下几个方面:
(1)提出了基于修复技术的组合逻辑电路快速进化设计算法。该算法利用候选电路在进化的初始阶段适应度增加很快的现象,先进化出一个功能大致正确的电路;然后转入修复过程并对不正确的输出进行修正,最终设计出功能正确的电路。实验结果表明了该算法是有效的。为了能对进化出的有错误的电路进行修复,专门设计出了简单而规整的修复电路的构造方法。附加的修复电路与进化生成的对大部分输入都能输出正确结果的电路结合在一起,形成最终的功能完全正确的电路。该方法极大地减少了进化所需的时间。
(2)提出了基于三步分解方法的同步时序电路进化设计算法3SD-ES。该方法结合低功耗技术中已有的时序电路分解方法、进化设计领域中的输入分解、输出分解方法及进化策略。实验结果表明该算法具有更好的可扩展性。对时序电路而言,状态分解的粒度参数、输出分解的粒度参数及输入分解的粒度参数三者之间互相关联,手工设置往往顾此失彼。针对这一问题,本文给出了自动设定分解参数的方法。
(3)提出了基于加权方法的多态电路进化设计算法。该算法针对多态电路中各功能电路进化难度不同的特点,首先提出了基于加权和方法的进化算法,实验结果显示除了个别电路外,基于加权和方法的进化算法的性能好于传统进化算法。然而,加权和方法需要事先做很多实验来确定各电路的难易程度,以便设置合理的权重。针对此问题,本文又进一步提出了动态加权法。实验结果表明对大多数测试电路动态加权法的效果优于加权和方法。
本论文以进化算法为基本手段,对组合电路、时序电路和多态电路的进化设计进行了较为深入的研究。这不仅对电路进化设计的研究有着重要的意义,也对促进智能计算的应用研究有重要的意义。
Circuit evolution is a kind of intelligent design method based on population-based algorithms and programmable hardware.It is a result of the development of evolutionary algorithms and programmable hardware.Recently,it has received more and more attentions,and has become a hot research field in the EHW field.Evolutionary techniques can find novel topologies of circuits;reduce the resources that are needed to build a circuit,increase transmission speeds of signals, etc.When the circuits are designed intrinsically,they can also have the characteristics of self-organizing,self-repairing and self-adaption.Therefore,the research on circuit evolution has great applicational value.
Currently,the research on circuit evolution is still at the initial stage.Both intrinsic evolution and extrinsic evolution can only evolve small-scale circuits and it is hard to apply them in real world applications.The aim of this dissertation is to design effective algorithms and strategies for the evolutionary design of circuits and to do the corresponding experimental analyses by further exploring combinational circuit design methods,sequential circuit design methods and polymorphic circuit design methods.
The main research works in this dissertation consist of the following aspects.
(1) Based on the mending method,an efficient evolutionary design algorithm for combinational logic circuits is proposed.The evolutionary designing of circuits is now facing the problem of "stalling effect",which means that during the evolutionary process,the fitness value increases rapidly at the initial stage,however,when it reaches a certain percentage of maximum fitness value,the fitness value will increase very slowly.Based on the phenomenon of "stalling effect",the proposed algorithm switches to the mending stage after the initial stage.If the output is incorrect,the algorithm will mcnd the circuit to get the correct result.The empirical results demonstrate the proposed algorithm is effective.In order to mend the circuit(with minor errors) obtained from evolutionary process,a simple regular method for designing the additional mending circuit is proposed.The mending circuit is combined with the circuit that has some errors to form a 100%functionaly correct circuit.It can reduce evolutionary generations and time greatly.
(2) For the evolutionary design of sequential logic circuits,a three step decomposition method named 3SD-ES is proposed.The algorithm integrates the decomposition method used in low-power techniques,the input decomposition method in the evolutionary design,the output decomposition method and ES.The experimental results show that this algorithm has better characteristic of expansion. The parameters of state decomposition,output decomposition and input decomposition affect each other.It is hard to set these parameters manually.In order to overcome this problem,an algorithm is proposed which can set the values automatically.
(3) Based on the weighted sum method,an efficient evolutionary design algorithm for polymorphic circuits is proposed.Because the different functional circuits in the polymorphic circuit have different degree of difficulty,the algorithm based on the weighted sum method is proposed and the empirical results demonstrate that the algorithm has better performance than traditional EAs except for a few circuits.However,the weighted sum method needs a lot of experiments to evaluate the degree of difficulty beforehand in order to set appropriate weights.To overcome this problem,a dynamic weight adjustment method is proposed.Experiments demonstrate that this method is better than the algorithm based on weighted sum method.
In this dissertation,the evolutionary algorithm ES is adopted for further exploring automatic and intelligent design of combinational logic circuits,sequential logic circuits and polymorphic circuits.The works in this dissertation not only can improve the research of evolutionary designing of circuits but also can promote the appilications of intelligent computation.
目前有关电路进化设计的研究还不是很成熟。不论是内部进化方式还是外部进化方式,所能设计的电路规模都比较小,很难付诸实际应用。本文旨在通过对组合逻辑电路进化设计、时序电路进化设计和多态电路进化设计等进行深入研究和探索,提出高效的进化设计算法与策略,从而提高电路进化设计算法的求解性能。
论文的主要研究工作与创新点包括以下几个方面:
(1)提出了基于修复技术的组合逻辑电路快速进化设计算法。该算法利用候选电路在进化的初始阶段适应度增加很快的现象,先进化出一个功能大致正确的电路;然后转入修复过程并对不正确的输出进行修正,最终设计出功能正确的电路。实验结果表明了该算法是有效的。为了能对进化出的有错误的电路进行修复,专门设计出了简单而规整的修复电路的构造方法。附加的修复电路与进化生成的对大部分输入都能输出正确结果的电路结合在一起,形成最终的功能完全正确的电路。该方法极大地减少了进化所需的时间。
(2)提出了基于三步分解方法的同步时序电路进化设计算法3SD-ES。该方法结合低功耗技术中已有的时序电路分解方法、进化设计领域中的输入分解、输出分解方法及进化策略。实验结果表明该算法具有更好的可扩展性。对时序电路而言,状态分解的粒度参数、输出分解的粒度参数及输入分解的粒度参数三者之间互相关联,手工设置往往顾此失彼。针对这一问题,本文给出了自动设定分解参数的方法。
(3)提出了基于加权方法的多态电路进化设计算法。该算法针对多态电路中各功能电路进化难度不同的特点,首先提出了基于加权和方法的进化算法,实验结果显示除了个别电路外,基于加权和方法的进化算法的性能好于传统进化算法。然而,加权和方法需要事先做很多实验来确定各电路的难易程度,以便设置合理的权重。针对此问题,本文又进一步提出了动态加权法。实验结果表明对大多数测试电路动态加权法的效果优于加权和方法。
本论文以进化算法为基本手段,对组合电路、时序电路和多态电路的进化设计进行了较为深入的研究。这不仅对电路进化设计的研究有着重要的意义,也对促进智能计算的应用研究有重要的意义。
Circuit evolution is a kind of intelligent design method based on population-based algorithms and programmable hardware.It is a result of the development of evolutionary algorithms and programmable hardware.Recently,it has received more and more attentions,and has become a hot research field in the EHW field.Evolutionary techniques can find novel topologies of circuits;reduce the resources that are needed to build a circuit,increase transmission speeds of signals, etc.When the circuits are designed intrinsically,they can also have the characteristics of self-organizing,self-repairing and self-adaption.Therefore,the research on circuit evolution has great applicational value.
Currently,the research on circuit evolution is still at the initial stage.Both intrinsic evolution and extrinsic evolution can only evolve small-scale circuits and it is hard to apply them in real world applications.The aim of this dissertation is to design effective algorithms and strategies for the evolutionary design of circuits and to do the corresponding experimental analyses by further exploring combinational circuit design methods,sequential circuit design methods and polymorphic circuit design methods.
The main research works in this dissertation consist of the following aspects.
(1) Based on the mending method,an efficient evolutionary design algorithm for combinational logic circuits is proposed.The evolutionary designing of circuits is now facing the problem of "stalling effect",which means that during the evolutionary process,the fitness value increases rapidly at the initial stage,however,when it reaches a certain percentage of maximum fitness value,the fitness value will increase very slowly.Based on the phenomenon of "stalling effect",the proposed algorithm switches to the mending stage after the initial stage.If the output is incorrect,the algorithm will mcnd the circuit to get the correct result.The empirical results demonstrate the proposed algorithm is effective.In order to mend the circuit(with minor errors) obtained from evolutionary process,a simple regular method for designing the additional mending circuit is proposed.The mending circuit is combined with the circuit that has some errors to form a 100%functionaly correct circuit.It can reduce evolutionary generations and time greatly.
(2) For the evolutionary design of sequential logic circuits,a three step decomposition method named 3SD-ES is proposed.The algorithm integrates the decomposition method used in low-power techniques,the input decomposition method in the evolutionary design,the output decomposition method and ES.The experimental results show that this algorithm has better characteristic of expansion. The parameters of state decomposition,output decomposition and input decomposition affect each other.It is hard to set these parameters manually.In order to overcome this problem,an algorithm is proposed which can set the values automatically.
(3) Based on the weighted sum method,an efficient evolutionary design algorithm for polymorphic circuits is proposed.Because the different functional circuits in the polymorphic circuit have different degree of difficulty,the algorithm based on the weighted sum method is proposed and the empirical results demonstrate that the algorithm has better performance than traditional EAs except for a few circuits.However,the weighted sum method needs a lot of experiments to evaluate the degree of difficulty beforehand in order to set appropriate weights.To overcome this problem,a dynamic weight adjustment method is proposed.Experiments demonstrate that this method is better than the algorithm based on weighted sum method.
In this dissertation,the evolutionary algorithm ES is adopted for further exploring automatic and intelligent design of combinational logic circuits,sequential logic circuits and polymorphic circuits.The works in this dissertation not only can improve the research of evolutionary designing of circuits but also can promote the appilications of intelligent computation.
引文
[1]Yao X.,Higuchi T.Promises and Challenges of Evolvable Hardware [J].IEEE Transaction on Systems Man and Cybernetics-Part C:Applications and Reviews,1999,29(1):87-97
[2]Yao X.Following the Path of Evolvable Hardware [J].Communications of the ACM,1999,42(4):46-49.
[3]Louis S.J.Genetic algorithms as a computational tool for design [D]:[PhD thesis].Indianapolis:Indiana University Department of Computer Science,1993.
[4]Riolo R.,Worzel B.Genetic Programming Theory and Practice [C].Proceedings,2004.
[5]Kalganova T.,Lipnitsakya N.,Yatskevich Y.Evolving PLA Structures using Evolutionary Strategy with Dynamic Mutation Rate [C].Proceedings of the 5th International Conference on Recent Advances in Soft Computing.Nottingham,United Kingdom,2004:466-471.
[6]Stomeo E.,Kalganova T.,Lambert C.Generalized disjunction decomposition for evolvable hardware [J].IEEE Transactions on Systems,Man and Cybernetics,Part B,2006,36(5):1024-1043.
[7]Coello C.A.C,Luna E.H.,Aguirre A.H.e.A Comparative Study of Encodings to Design Combinational Logic Circuits Using Particle Swarm Optimization [C].Proceedings of the 2004 NASA/DoD Conference on Evolvable Hardware,2004:71-78.
[8]Hirst A.J.Notes on the Evolution of Adaptive Hardware [C].Proceedings of Adaptive Computing in Engineering Design and Control (ACEDC96),1996:212-219.
[9]Greenwood G W.Attaining Fault Tolerance through Self-Adaption:The Strengths and Weaknesses of Evolvable Hardware Approaches [C].Proceedings of IEEE World Congress on Computational Intelligence (WCCI 2008),Zurada J.M.,Yen G.G,and Wang J.,Eds.Hong Kong,China,2008:368-387.
[10]Ji Q.,Wang Y,Xie M.,et al.Research on Fault-Tolerance of Analog Circuits Based on Evolvable Hardware [C].Proceedings of the 7th International Conference on Evolvable Systems:From Biology to Hardware (ICES 2007),Kang L.,Liu Y,and Zeng S.Y.,Eds.Wuhan,China,2007:100-108.
[11]Bidlo M.,Vasicek Z.Cellular Automata-Based Development of Combinational and Polymorphic Circuits:A Comparative Study [C].Proceedings of the 8th International Conference on Evolvable Systems:From Biology to Hardware (ICES'08),Lecture Notes in Computer Science,2008:106-117.
[12]Garis H.Evolvable Hardware:Genetic Programming of a Darwin Machine [C].Proceedings of Artificial Neural Nets and Genetic Algorithms.Innsbruck,Anstria,1993:441-449.
[13]Higuchi T.Evolvable Hardware and Its Application to Pattern Recognition and Fault-Tolerant Systems [C].Proceedings of Toward Evlovable hardware:The evolutionary Engineering approach,1996:118-135.
[14]Higuchi T.,Iwata M.,Keymeulen D.,et al.Real-World Applications of Analog and Digital Evolvable Hardware [J].IEEE Transactions on Evolutionary Computation,1999,3(3):220-235.
[15]Murakawa M.,Yoshizawa S.,Higuchi T.Adaptive Equalization of Digital Communication Channels Using Evolvable Hardware [C].Proceedings of the First International Conference on Evolvable Systems:From Biology to Hardware,1996.
[16]Sumathi A.,Banu R.S.D.W.Digital Filter Design Using Evolvable Hardware Chip for Image Enhancement [C].Proceedings of the International Conference on Intelligent Computing (ICIC 2006).Kunming,China,2006:663-671.
[17]Antola A.,Castagna M.,Gotti P.,et al.Evolvable Hardware:A Functional Level Evolution Framework Based on Impulse C [C].Proceedings of the 2007 International Conference on Engineering of Reconfigurable Systems & Algorithms (ERSA 2007).Las Vegas,Nevada,USA,2007:216-219.
[18]Dhanasekaran D.,Bagan K.B.ASIC Implementation and Analysis of Extrinsic EHW Based Power and Area Optimised 8-Bit Asynchronous Parallel MAC [J].IJCSNS International Journal of Computer Science and Network Security,2009,9(1).
[19]Sekanina L.Towards Evolvable IP Cores for FPGAs [C].Proceedings of NASA/DoD Conference on Evolvable Hardware,2003.
[20]Haddow P.C,Tufte G.Bridging the Genotype-Phenotype Mapping for Digital FPGAs [C].Proceedings of the 3rd NASA/DoD Workshop on Evolvable Hardware,2001:109-115.
[21]Sekanina L.Evolutionary Design of Gate-Level Polymorphic Digital Circuits [C].Proceedings of the EvoWorkshops 2005,Lecture Notes in Computer Science,Vol.3449,2005:185-194.
[22]Gajda Z.,Sekanina L.Reducing the Number of Transistors in Digital Circuits Using Gate-Level Evolutionary Design [C].Proceedings of the 9th Annual Conference on Genetic and Evolutionary Computation,2007:245-252.
[23]Hemmi H.,Hikage T.,K.Shimohara.AdAM:a Hardware Evolutionary System [C].Proceedings of IEEE International Conference on Evolutionary Computation.Indianapolis,USA,1997:193-196.
[24]Stoica A.,Keymeulen D.,Zebulum R.S.,et al.On Two New Trends in Evolvable Hardware:Employment of HDL-based Structuring,and Design of Multi-functional Circuits [C].Proceedings of the 2002 NASA/DOD Conference on Evolvable Hardware (EH'02),2002.
[25]A.Sumathi,Banu R.S.D.W.Digital Filter Design using Evolvable Hardware Chip for Image Enhancement [J].IJCSNS International Journal of Computer Science and Network Security,2006,6.
[26]Rajaram U.,Perinbam R.P.,Bharghava.EHW Architecture for Design of FIR Filters for Adaptive Noise Cancellation [J].IJCSNS International Journal of Computer Science and Network Security,2009,9(1).
[27]Slany K.,Sekanina L.Fitness Landscape Analysis and Image Filter Evolution Using Functional-Level CGP [C].Proceedings of the 10th European Conference on Genetic Programming.Valencia,Spain,2007:311-320.
[28]Haddow P.C,Hartmann M.,Djupdal A.Addressing the Metric Challenge:Evolved versus Traditional Fault Tolerant Circuits [C].Proceedings of the Second NASA/ESA Conference on Adaptive Hardware and Systems (AHS 2007),2007:431-438.
[29]Bidlo M.,Sekanina L.Providing Information from the Environment for Growing Electronic Circuits Through Polymorphic Gates [C].Proceedings of the 2005 Workshops on Genetic and Evolutionary Computation.New York,US,2005:242-248.
[30]Ruzicka R.,Sekanina L.,Prokop R.Physical Demonstration of Polymorphic Self-checking Circuits [C].Proceedings of the 14th IEEE International On-line Testing Symposium.Los Alamitos,US,2008:31-36.
[31]Sekanina L.Design Methods for Polymorphic Digital Circuits [C].Proceedings of the 8th IEEE Design and Diagnostic of Electronic Circuits and Systems Workshop.Sopron,HU,2005:145-150.
[32]Sekanina L.Evolutionary design of gate-level polymorphic digital circuits [C].Proceedings of Applications of Evolutionary Computing.Lausanne,Switzerland,2005:185-194.
[33]Sekanina L.Design and Analysis of a New Self-Testing Adder Which Utilizes Polymorphic Gates [C].Proceedings of 2007 IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems.Gliwice,Poland,2007:243-246.
[34]Stoica A.,Zebulum R.,Keymeulen D.Polymorphic Electronics [C].Proceedings of the 4th International Conference on Evolvable Systems:From Biology to Hardware (ICES'01).Tokyo,Japan,2001:291-301.
[35]Stoica A.,Zebulum R.,Keymeulen D.On Polymorphic Circuits and Their Design using Evolutionary Algorithms [C].Proceedings of International Conference on Applied Informatics (AI 2002).Innsbruck,Austrilia,2002.
[36]Thompson,Layzell A.,Zebulum P.,et al.Explorations in design space:unconventional electronics designthrough artificial evolution [J].IEEE Transactions on Evolutionary Computation,1999,3(3):167-196.
[37]Torresen J.A divide-and-conquer approach to evolvable hardware [C].Proceedings of the Second International Conference on Evolvable Systems:From Biology to Hardware,1998:57-65.
[38]Torresen J.Increased complexity evolution applied to evolvable hardware [C].Proceedings of Smart Engineering System Design.St.Louis,USA 1999.
[39]Falconer M.C,Kamisetty K.,Norman A.,et al.Using Evolutionary Algorithms for Signal Integrity Checks of High-Speed Data Buses [C].Proceedings of the 2007 IEEE Workshop on Evolvable and Adaptive Hardware (WEAH 2007),2007:35-39.
[40]Roggen D.,Thoma Y,Sanchez E.An Evolving and Developing Cellular Electronic Circuit [C].Proceedings of Proceedings of Artificial Life,2004:33-38.
[41]Ortega C,Tyrrell A.Biologically Inspired Reconfigurable Hardware for Dependable Applications [C].Proceedings,1997.
[42]Stoica A.,Fukunaga A.,Hay worth K.,et al.Evolvable Hardware for Space Applications [C].Proceedings of the International Conference on Evolvable System (ICES'98),1998:166-173.
[43]Thompson A.Evolving electronic robot controllers that exploit hardware resources [C].Proceedings of the Third European Conference on Advances in Artificial Life,1995 640-656.
[44]Ali B.,Almaini A.E.A.,Kalganova T.Evolutionary algorithms and their use in the design of sequential logic circuits [J].Genetic Programming and Evolvable Machines,2004,5(1):11-29.
[45]Maher J.,Ginley B.M.,Rocke P.,et al.Intrinsic Hardware Evolution of Neural Networks in Reconfigurable Analogue and Digital Devices [C].Proceedings of the 14th Annual IEEE Symposium on Field-Programmable Custom Computing Machines,2006:321-322.
[46]Miller J.F.,Thomson P.,Fogarty T.Designing electronic circuits using evolutionary algorithms.Arithmetic circuits:A case study [J].Genetic Algorithms and Evolution Strategies in Engineering and Computer Science,1997,10:105-131.
[47]Kalganova T.Bidirectional incremental evolution in extrinsic evolvable hardware [C].Proceedings of the Second NASA/DoD Workshop on Evolvable Hardware (EH2000),Lohn J.,Stoica A.,and Keymeulen D.,Eds.Palo Alto,CA,USA,2000:65-74.
[48]Stomeo E.,Kalganova T.,Lambert C,et al.On Evolution of Relatively Large Combinational Logic Circuits [C].Proceedings of the 2005 NASA/DoD Conference on Evolvable Hardware (EH'05)2005:59-66.
[49]Stomeo E.,Kalganova T.,Lambert C.Mutation Rate for Evolvable Hardware [C].Proceedings of Proceedings of World Academy of Science,Engineering and Technology,Ardil C,Ed,2005.
[50]Gordon T.G.W.,Bentley P.J.Development Brings Scalability to Hardware Evolution [C].Proceedings of the 2005 NASA/DoD Conference on Evolvable Hardware,2005:272-279.
[51]Hemmi H.,Mizoguchi,Shimohara K.Development and evolution of hardware behaviors [C].Proceedings of International Conference on Evolvable Systems,Sanchez E.and Tomassini M.,Eds,1995:250-265.
[52]Aporntewan C,Chongstitvatana P.An on-line evolvable hardware for learning finite-state machine [C].Proceedings of International Conference on Intelligent Technologies.Bangkok,2000:125-134.
[53]Chongstitvatana P.,Aporntewan C.Improving correctness of finite-state machine synthesis from multiple partial input/output sequences [C].Proceedings of the First NASA/DoD Workshop on Evolvable Hardware.Pasadena,CA,USA,1999:262-266.
[54]Sekanina L.,Zebulum R.S.Evolutionary Discovering of the Concept of the Discrete State at the Transistor Level [C].Proceedings of Evolvable Hardware 2005:73-78.
[55]Shanthi A.P.,Singaram L.K.Evolution of asynchronous sequential circuits [C].Proceedings of the 2005 NASA/DoD Conference on Evolvable Hardware,2005:93-96.
[56]Stoica A.,Zebulum R.S.,Guo X.,et al.Taking Evolutionary Circuit Design From Experimentation to Implementation:Some Useful Techniques and a Silicon Demonstration [C].Proceedings of IEE Proceedings on Computers and Digital Techniques,2004:295-300.
[57]Stoica.Towards Evolvable Hardware Chips:Experiments with a Programmable Transistor Array (Microneuro'99)[C].Proceedings of the 7th International Conference on Microelectronics for Neural,Fuzzy and Bio-inspired Systems.Granada,Spain,1999:156-162.
[58]Bidlo M.,Sekanina L.Providing Information from the Environment for Growing Electronic Circuits Through Polymorphic Gates [C].Proceedings of Genetic and Evolutionary Computation Conference (GECCO2005),2005:242-248.
[59]Sekanina L.,Starecek L.,Gajda Z.,et al.Evolution of Multifunctional Combinational Modules Controlled by the Power Supply Voltage [C].Proceedings of the First NASA/ESA Conference on Adaptive Hardware and Systems.Istanbul,Turkey,2006:186-193.
[60]Tyrrell A.M.,Krohling R.A.,Zhou Y.Evolutionary algorithm for the promotion of evolvable hardware [C].Proceedings of Computers and Digital Techniques,2004:267-275.
[61]Gallagher J.C,Vigraham S.,Kramer G.A family of compact genetic algorithms for intrinsic evolvable hardware [J].IEEE Transactions on Evolutionary Computation,2004,8(2):111-126
[62]Levi D.HereBoy:A fast evolutionary algorithm [C].Proceedings of the Second NASA/DoD Workshop on Evolvable Hardware (EH'00).Palo Alto,CA,USA,2000:17-24.
[63]Seok H.-S.,Lee K.-J.,Zhang B.-T,et al.Genetic programming of process decomposition strategies for evolvable hardware [C].Proceedings of the 2nd NASA/DoD Workshop Evolvable Hardware,2000:25-34.
[64]Miller J.F.,Thomson P.A developmental method for growing graphs and circuits [C].Proceedings of the Fifth International Conference on Evolvable Systems:From Biology to Hardware.Trondheim,Norway,2003:385-401.
[65]Hartmann M.,Lehre P.K.,Haddow P.C.Evolved digital circuits and genome complexity [C].Proceedings of the NASA/DoD Conference on Evolvable Hardware (EH'05),2005:79-86.
[66]Higuchi T.,Murakawa M.,Iwata M.,et al.Evolvable Hardware at Function Level [C].Proceedings of the IEEE International Conference on Evolutionary Computation,1997:187-192.
[67]Li J.,Huang S.Adaptive Salt-&-Pepper Noise Removal:A Function Level Evolution based Approach [C].Proceedings of the 2008 NASA/ESA Conference on Adaptive Hardware and Systems,2008:391-397.
[68]Higuchi T.,Iwata M.,Kajitani I.,et al.Hardware evolution at gate and function levels [C].Proceedings of Biologically Inspired Autonomous Systems:Computation,Cognition and Action.Durham,North Carolina,1996.
[69]Yang S.Logic synthesis and optimisation benchmark user guide version 3.0 [R].Microelectronics Center of North Carolina,Research Triangle Park,1991.
[70]A F.J.,M.Y.Sanavullah.Autonomus Reconfiguration using FPAA for Bandwitdh Recovery in Satellite Subsystems [J].IJCSNS International Journal of Computer Science and Network Security,2008,8(7).
[71]J¨org Langeheine K.M.,and Johannes Schemmel.INTRINSIC EVOLUTION OF ANALOG ELECTRONIC CIRCUITS USING A CMOS FPTA CHIP [C].Proceedings of the Fifth Conference on Evolutionary Methods for Design,Optimization and Control with Applications to Industrial and Societal Problems (EUROGEN 2003),2003.
[72]Higuchi T.,Iwata M.,Kajitani I.,et al.Hardware Evolution at Gate and Function Levels [C].Proceedings of the Proceedings of Biologically Inspired Autonomous Systems:Computation,Cognition and Action.Durham,North Carolina,1996.
[73]Vasicek Z.,Sekanina L.Hardware Accelerators for Cartesian Genetic Programming [C].Proceedings of the 11th European Conference on Genetic Programming (EuroGP 2008).Naples,Italy,2008:230-241.
[74]Jackson D.Partitioned Incremental Evolution of Hardware Using Genetic Programming [C].Proceedings of the 11th European Conference on Genetic Programming (EuroGP 2008),O'Neill M.,Vanneschi L.,Gustafson S.,et al.,Eds.Naples,Italy,2008:86-97.
[75]Miller J.F.,Thomson P.Cartesian genetic programming [C].Proceedings of the Third European Conference on Genetic Programming,Poli R.,Banzhaf W.,Langdon W.B.,et al.,Eds.Edinburgh,Berlin,2000:121-132.
[76]Muntean O.,Diosan L.,Oltean M.Solving the even-n-parity problems using Best SubTree Genetic Programming [C].Proceedings of the Second NASA/ESA Conference on Adaptive Hardware and Systems,2007:511-518.
[77]Zhu J.,Li Y.,He G.,et al.An Intrinsic Evolvable Hardware Based on Multiplexer Module Array [C].Proceedings of the 7th International Conference on Evolvable Systems:From Biology to Hardware (ICES 2007),Kang L.,Liu Y,and Zeng S.Y,Eds.Wuhan,China,2007:35-44.
[78]Vassilev V.K.,Job D.,Miller J.F.Towards the automatic design of more efficient digital circuits [C].Proceedings of the Second NASA/DoD workshop on Evolvable Hardware,Lohn J.,Stoica A.,and Keymeulen D.,Eds.Palo Alto,California,2000:151-160.
[79]Miller J.F.,Thomson P.Discovering novel digital circuits using evolutionary techniques [C].Proceedings of IEE Colloquium on Evolvable Systems,1998.
[80]Soliman A.T.,Abbas H.M.Synchronous sequential circuits design using evolutionary algorithms [C].Proceedings of Electrical and Computer Engineering,2004:2013-2016.
[81]Kalganova T.,Miller J.F.Evolving more efficient digital circuits by allowing circuit layout evolution and multi-objective fitness [C].Proceedings of the First NASA/DoD Workshop on Evolvable Hardware (EH'99).Pasadena,California,1999:54-63.
[82]Coello C.A.C,Christiansen A.D.,Aguirre A.H.Automated design of combinational logic circuits using genetic algorithms [C].Proceedings of the International Conference on Artificial Neural Nets and Genetic Algorithms (ICANNGA '97),1997:335-338.
[83]Soliman A.T.,Abbas H.M.Combinational circuit design using evolutionary algorithms [C].Proceedings of IEEE Canadian Conference on Electrical ond Computer Engineering (CCECE 2003).Montreal,Canada,2003:251-254.
[84]AM B.,Almaini A.E.A.,Kalganova T.Evolutionary algorithms and theirs use in the design of sequential logic circuits [J].Genetic Programming and Evolvable Machines,2004,5(1):11-29.
[85]Kalganova T.Bidirectional incremental evolution in extrinsic evolvable hardware [C].Proceedings of the Second NASA/DoD Workshop on Evolvable Hardware (EH 2000),Lohn J.,Stoica A.,and Keymeulen D.,Eds.Palo Alto,CA,USA,2000:65-74.
[86]Coello C.A.C,Christiansen A.D.,Aguirre A.H.Towards automated evolutionary design of combinational circuits [C].Proceedings of Computers and Electrical Engineering,2000:1-28.
[87]Manovit C,Aporntewan C,Chongstitvatana P.Synthesis of synchronous sequential logic circuits from partial input/output sequences [C].Proceedings of the Second International Conference on Evolvable Systems:From Biology to Hardware 1998:98-105.
[88]Gordon T.G.W.,Bentley P.J.Development brings scalability to hardware evolution [C].Proceedings of the 2005 NASA/DoD Conference on Evolvable Hardware (EH'05),2005:272-279.
[89]Vassilev V.K.,Miller J.F.Scalability problems of digital circuit evolution evolvability and efficient designs [C].Proceedings of the Second NASA/DoD workshop on Evolvable Hardware,Lohn J.,Stoica A.,and Keymeulen D.,Eds.Palo Alto,California,2000:55-64.
[90]Yao X.,Higuchi T.Promises and challenges of evolvable hardware [J].IEEE Transaction On Systems Man and Cybernetics-Part C:Applications and Reviews,1999,29(1):87-97.
[91]Murakawa M.,Yoshizawa S.,Kajitani I.,et al.Hardware evolution at function level [C].Proceedings of the Fourth International Conference on Parallel Problem Solving from Nature,1996: 62-71.
[92]Wang J.,Piao C.H.,Lee C.H.Implementing Multi-VRC Cores to Evolve Combinational Logic Circuits in Parallel [C].Proceedings of the 7th International Conference on Evolvable Systems:From Biology to Hardware (ICES 2007),Kang L.,Liu Y.,and Zeng S.Y,Eds.Wuhan,China,2007:23-34.
[93]Gallagher J.C,Vigraham S.,Kramer G.A family of compact genetic algorithms for intrinsic evolvable hardware [J].IEEE Transactions on Evolutionary Computation 2004,8(2):111-126
[94]Gordon T.G.W.,Bentley P.J.Bias and Scalability in Evolutionary Development [C].Proceedings of the Genetic and Evolutionary Computation Conference (GECCO 2005),2005:83-90.
[95]Chow S.-H.,Ho Y.-C,Hwang T.,et al.Low power realization of finite state machines-a decomposition approach [J].ACM Transactions on Design Automation of Electronic Systems (TODAES),1996,1(3):315-340.
[96]Benini L.,Micheli G.D.,Macii E.Designing low-power circuits:practical recipes [J].IEEE Circuits and Systems Magazine,2001,1(1):6-25.
[97]Benini L.,Micheli G.D.,Vermeulen F.Finite-state machine partioning for low power [C].Proceedings of International Symposium on Circuits and Systems,1998:5-8.
[98]Yuan L.,Qu G,Villa T.,et al.An FSM Reengineering Approach to Sequential Circuit Synthesis by State Splitting [J].IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,2008,27(6):1159-1164.
[99]Bao J.,Li Y,Mao W.Digital Logic [M].Beijing:High Education Press,1997.
[100]Stomeo E.,Kalganova T.,Lambert C.A novel genetic algorithm for evolvable hardware [C].Proceedings of the 2006 IEEE Congress on Evolutionary Computation,Yen G.G,Wang L.,Bonissone P.,et al.,Eds.Canada,2006:134-141.
[101]Murakawa M.,Yoshizawa S.,Higuchi T.Adaptive equalization of digital communication channels using Evolvable Hardware [C].Proceedings of the First International Conference on Evolvable Systems:From Biology to Hardware,1996:377-389.
[102]Sumathi A.,Banu R.S.D.W.Digital Filter Design using Evolvable Hardware Chip for Image Enhancement [C].Proceedings of the International Conference on Intelligent Computing,ICIC 2006.Kunming,China,2006:663-671.
[103]Antola A.,Castagna M.,Gotti P.,et al.Evolvable Hardware:A Functional Level Evolution Framework Based on Impulse C [C].Proceedings of the 2007 International Conference on Engineering of Reconfigurable Systems & Algorithms,ERSA 2007.Las Vegas,Nevada,USA,2007:216-219.
[104]Stoica A.,Keymeulen D.,Zebulum R.,et al.Evolution of analog circuits on Field Programmable Transistor Arrays [C].Proceedings of the 2nd NASA/DoD workshop on Evolvable Hardware,2000:99-108.
[105]Langeheine J.,Becker J.,Foiling S.,et al.A Cmos Fpta Chip For Intrinsic Hardware Evolution Of Analog Electronic Circuits [C].Proceedings of 3rd NASA / DoD Workshop on Evolvable Hardware (EH 2001).Long Beach,CA,USA,2001:172-175.
[106]Trefzer M.,Langeheine J.,Meier K.,et al.A Modular Framework for the Evolution of Circuits on Configurable Transistor Array Architectures [C].Proceedings of the first NASA/ESA conference on Adaptive Hardware and Systems,2006:32-42.
[107]Wang J.,Chen Q.S.,Lee C.H.Design and implementation of a virtual reconfigurable architecture for different applications of intrinsic evolvable hardware [J].Computers & Digital Techniques,IET,2008,2(5):386-400.
[108]Stoica,Zebulum R.,Keymeulen D.Evolvable Hardware Solutions for Extreme Temperature Electronics [J],the Third NASA/DoD Workshop on Evolvable Hardware,2001:93-97.
[109]Stoica A.,Zebulum R.S.,Keymeulen D.,et al.Temperature-Adaptive Circuits on Reconfigurable Analog Arrays [C].Proceedings of the First NASA/ESA Conference on Adaptive Hardware and Systems.Istanbul,Turkey,2006:28-31.
[110]Stoica A.,Keymeulen D.,Arslan T.Circuit Self-Recovery Experiments in Extreme Environments [C].Proceedings of the 2004 NASA/DoD Conference on Evolvable Hardware,2004:142-145.
[111]Sekanina L.,Martinek T.,Gajda Z.Extrinsic and Intrinsic Evolution of Multifunctional Combinational Modules [C].Proceedings of IEEE Congress on Evolutionary Computation (CEC 2006).Vancouver,BC,Canada,2006:2771-2778.
[112]Stoica A.,Zebulum R.,Keymeulen D.Evolvable Hardware Solutions for Extreme Temperature Electronics [C].Proceedings of the Third NASA/DoD Workshop on Evolvable Hardware,2001:93-97.
[113]Miller J.F.,Thomson P.Cartesian Genetic Programming [C].Proceedings of the Third European Conference on Genetic Programming (EuroGP2000),2000:121-132.
[114]Miller J.F.,Job D.,Vassilev V.K.Principles in the Evolutionary Design of Digital Circuits-Part Ⅰ [J].Genetic Programming and Evolvable Machines,2000,1(1):7-35.
[115]Sekanina L.Evolutionary Design of Gate-Level Polymorphic Digital Circuits [C].Proceedings of Applications on Evolutionary Computing:EvoWorkkshops 2005,2005:185-194.
[116]Sekanina L.Design Methods for Polymorphic Digital Circuits [C].Proceedings of Applications on Evolutionary Computing:EvoWorkkshops 2005,2005:185-190.
[117]Sekanina L.,Martinek T.,Gajda Z.Extrinsic and Intrinsic Evolution of Multifunctional Combinational Modules [J].IEEE Congress on Evolutionary Computation,2006.
[118]Miller,Thomson.Cartesian Genetic Programming [J].Proc.of the 3rd European Conference on Genetic Programming,2000,LNCS 1802,Springer Verlag,Berlin 2000:121-132.
[119]Stoica A.,Zebulum R.,Keymeulen D.On Polymorphic Circuits and Their Design using Evolutionary Algorithms [C].Proceedings of IASTED International Conference on Applied Informatics(AI2002).Innsbruck,Austrilia,2002.
[120]Stoica A.,Zebulum R.,Keymeulen D.Polymorphic Electronics [C].Proceedings of the 4th International Conference on Evolvable Systems:From Biology to Hardware,ICES.Tokyo,Japan,2001:291-301.
[121]Luo W.,Zhang Z.,Wang X.Designing Polymorphic Circuits with Polymorphic Gates:a General Design Approach [J].IET Circuits,Devices & Systems,2007,1(6):470-476.
[122]Gordon T.G.W.,Bentley P.J.Towards Development in Evolvable Hardware [C].Proceedings of the 2002 NASA/DOD Conference on Evolvable Hardware (EH'02),2002:241-250.
[123]Sekanina L.,Bidlo M.Evolutionary Design of Arbitrarily Large Sorting Networks Using Development [J].Genetic Programming and Evolvable Machines,2005,6(3):319-347.
[124]Stomeo E.,Kalganova T.,Lambert C.Mutation Rate for Evolvable Hardware [C].Proceedings of the Proceedings of World Academy of Science,Engineering and Technology,Ardil C,Ed,2005.
[125]Murakawa M.,Yoshizawa S.,Kajitani I.,et al.Hardware Evolution at Function Level [C].Proceedings of the Fourth International Conference on Parallel Problem Solving from Nature 1141,1996:62-71.
[126]Deb K.,Pratap A.,Agarwal S.,et al.A fast and elitist multi-objective genetic algorithm:NSGA-Ⅱ [J].IEEE Transactions on Evolutionary Computation,2002,6(2):181-197.
[127]Corne D.W.,Jerram N.R.,Knowles J.D.,et al.PESA-Ⅱ:Region-based Selection in Evolutionary Multiobjective Optimization [C].Proceedings of the Genetic and Evolutionary Computation Conference (GECCO-2001),2001:283-290.
[128]Jin Y,Olhofer M.,Sendhoff B.Dynamic Weighted Aggregation for Evolutionary Multi-Objective Optimization:Why Does It Work and How? [C].Proceedings of the Genetic and Evolutionary Computation Conference (GECCO-2001),pp.,Morgan Kaufmann Publishers,San Francisco,California,,2001:1042-1049.
[129]Drzadzewski G.,Wineberg M.The Importance of Scalability When Comparing Dynamic Weighted Aggregation and Pareto Front Techniques [C].Proceedings of Artificial Evolution 2005,2005:143-154.
[130]Liang H.,Luo W.,Wang X.Designing Polymorphic Circuits with Evolutionary Algorithm Based on Weighted Sum Method [C].Proceedings of the 7th International Conference on Evolvable Systems:From Biology to Hardware (ICES'07),Lecture Notes in Computer Science 4684.Wuhan,China,2007:331-342.
[131]Miller J.F.,Smith S.L.Redundancy and Computational Efficiency in Cartesian Genetic Programming [J].IEEE Transactions on Evolutionary Computation,2006,10(2):167-174.
[2]Yao X.Following the Path of Evolvable Hardware [J].Communications of the ACM,1999,42(4):46-49.
[3]Louis S.J.Genetic algorithms as a computational tool for design [D]:[PhD thesis].Indianapolis:Indiana University Department of Computer Science,1993.
[4]Riolo R.,Worzel B.Genetic Programming Theory and Practice [C].Proceedings,2004.
[5]Kalganova T.,Lipnitsakya N.,Yatskevich Y.Evolving PLA Structures using Evolutionary Strategy with Dynamic Mutation Rate [C].Proceedings of the 5th International Conference on Recent Advances in Soft Computing.Nottingham,United Kingdom,2004:466-471.
[6]Stomeo E.,Kalganova T.,Lambert C.Generalized disjunction decomposition for evolvable hardware [J].IEEE Transactions on Systems,Man and Cybernetics,Part B,2006,36(5):1024-1043.
[7]Coello C.A.C,Luna E.H.,Aguirre A.H.e.A Comparative Study of Encodings to Design Combinational Logic Circuits Using Particle Swarm Optimization [C].Proceedings of the 2004 NASA/DoD Conference on Evolvable Hardware,2004:71-78.
[8]Hirst A.J.Notes on the Evolution of Adaptive Hardware [C].Proceedings of Adaptive Computing in Engineering Design and Control (ACEDC96),1996:212-219.
[9]Greenwood G W.Attaining Fault Tolerance through Self-Adaption:The Strengths and Weaknesses of Evolvable Hardware Approaches [C].Proceedings of IEEE World Congress on Computational Intelligence (WCCI 2008),Zurada J.M.,Yen G.G,and Wang J.,Eds.Hong Kong,China,2008:368-387.
[10]Ji Q.,Wang Y,Xie M.,et al.Research on Fault-Tolerance of Analog Circuits Based on Evolvable Hardware [C].Proceedings of the 7th International Conference on Evolvable Systems:From Biology to Hardware (ICES 2007),Kang L.,Liu Y,and Zeng S.Y.,Eds.Wuhan,China,2007:100-108.
[11]Bidlo M.,Vasicek Z.Cellular Automata-Based Development of Combinational and Polymorphic Circuits:A Comparative Study [C].Proceedings of the 8th International Conference on Evolvable Systems:From Biology to Hardware (ICES'08),Lecture Notes in Computer Science,2008:106-117.
[12]Garis H.Evolvable Hardware:Genetic Programming of a Darwin Machine [C].Proceedings of Artificial Neural Nets and Genetic Algorithms.Innsbruck,Anstria,1993:441-449.
[13]Higuchi T.Evolvable Hardware and Its Application to Pattern Recognition and Fault-Tolerant Systems [C].Proceedings of Toward Evlovable hardware:The evolutionary Engineering approach,1996:118-135.
[14]Higuchi T.,Iwata M.,Keymeulen D.,et al.Real-World Applications of Analog and Digital Evolvable Hardware [J].IEEE Transactions on Evolutionary Computation,1999,3(3):220-235.
[15]Murakawa M.,Yoshizawa S.,Higuchi T.Adaptive Equalization of Digital Communication Channels Using Evolvable Hardware [C].Proceedings of the First International Conference on Evolvable Systems:From Biology to Hardware,1996.
[16]Sumathi A.,Banu R.S.D.W.Digital Filter Design Using Evolvable Hardware Chip for Image Enhancement [C].Proceedings of the International Conference on Intelligent Computing (ICIC 2006).Kunming,China,2006:663-671.
[17]Antola A.,Castagna M.,Gotti P.,et al.Evolvable Hardware:A Functional Level Evolution Framework Based on Impulse C [C].Proceedings of the 2007 International Conference on Engineering of Reconfigurable Systems & Algorithms (ERSA 2007).Las Vegas,Nevada,USA,2007:216-219.
[18]Dhanasekaran D.,Bagan K.B.ASIC Implementation and Analysis of Extrinsic EHW Based Power and Area Optimised 8-Bit Asynchronous Parallel MAC [J].IJCSNS International Journal of Computer Science and Network Security,2009,9(1).
[19]Sekanina L.Towards Evolvable IP Cores for FPGAs [C].Proceedings of NASA/DoD Conference on Evolvable Hardware,2003.
[20]Haddow P.C,Tufte G.Bridging the Genotype-Phenotype Mapping for Digital FPGAs [C].Proceedings of the 3rd NASA/DoD Workshop on Evolvable Hardware,2001:109-115.
[21]Sekanina L.Evolutionary Design of Gate-Level Polymorphic Digital Circuits [C].Proceedings of the EvoWorkshops 2005,Lecture Notes in Computer Science,Vol.3449,2005:185-194.
[22]Gajda Z.,Sekanina L.Reducing the Number of Transistors in Digital Circuits Using Gate-Level Evolutionary Design [C].Proceedings of the 9th Annual Conference on Genetic and Evolutionary Computation,2007:245-252.
[23]Hemmi H.,Hikage T.,K.Shimohara.AdAM:a Hardware Evolutionary System [C].Proceedings of IEEE International Conference on Evolutionary Computation.Indianapolis,USA,1997:193-196.
[24]Stoica A.,Keymeulen D.,Zebulum R.S.,et al.On Two New Trends in Evolvable Hardware:Employment of HDL-based Structuring,and Design of Multi-functional Circuits [C].Proceedings of the 2002 NASA/DOD Conference on Evolvable Hardware (EH'02),2002.
[25]A.Sumathi,Banu R.S.D.W.Digital Filter Design using Evolvable Hardware Chip for Image Enhancement [J].IJCSNS International Journal of Computer Science and Network Security,2006,6.
[26]Rajaram U.,Perinbam R.P.,Bharghava.EHW Architecture for Design of FIR Filters for Adaptive Noise Cancellation [J].IJCSNS International Journal of Computer Science and Network Security,2009,9(1).
[27]Slany K.,Sekanina L.Fitness Landscape Analysis and Image Filter Evolution Using Functional-Level CGP [C].Proceedings of the 10th European Conference on Genetic Programming.Valencia,Spain,2007:311-320.
[28]Haddow P.C,Hartmann M.,Djupdal A.Addressing the Metric Challenge:Evolved versus Traditional Fault Tolerant Circuits [C].Proceedings of the Second NASA/ESA Conference on Adaptive Hardware and Systems (AHS 2007),2007:431-438.
[29]Bidlo M.,Sekanina L.Providing Information from the Environment for Growing Electronic Circuits Through Polymorphic Gates [C].Proceedings of the 2005 Workshops on Genetic and Evolutionary Computation.New York,US,2005:242-248.
[30]Ruzicka R.,Sekanina L.,Prokop R.Physical Demonstration of Polymorphic Self-checking Circuits [C].Proceedings of the 14th IEEE International On-line Testing Symposium.Los Alamitos,US,2008:31-36.
[31]Sekanina L.Design Methods for Polymorphic Digital Circuits [C].Proceedings of the 8th IEEE Design and Diagnostic of Electronic Circuits and Systems Workshop.Sopron,HU,2005:145-150.
[32]Sekanina L.Evolutionary design of gate-level polymorphic digital circuits [C].Proceedings of Applications of Evolutionary Computing.Lausanne,Switzerland,2005:185-194.
[33]Sekanina L.Design and Analysis of a New Self-Testing Adder Which Utilizes Polymorphic Gates [C].Proceedings of 2007 IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems.Gliwice,Poland,2007:243-246.
[34]Stoica A.,Zebulum R.,Keymeulen D.Polymorphic Electronics [C].Proceedings of the 4th International Conference on Evolvable Systems:From Biology to Hardware (ICES'01).Tokyo,Japan,2001:291-301.
[35]Stoica A.,Zebulum R.,Keymeulen D.On Polymorphic Circuits and Their Design using Evolutionary Algorithms [C].Proceedings of International Conference on Applied Informatics (AI 2002).Innsbruck,Austrilia,2002.
[36]Thompson,Layzell A.,Zebulum P.,et al.Explorations in design space:unconventional electronics designthrough artificial evolution [J].IEEE Transactions on Evolutionary Computation,1999,3(3):167-196.
[37]Torresen J.A divide-and-conquer approach to evolvable hardware [C].Proceedings of the Second International Conference on Evolvable Systems:From Biology to Hardware,1998:57-65.
[38]Torresen J.Increased complexity evolution applied to evolvable hardware [C].Proceedings of Smart Engineering System Design.St.Louis,USA 1999.
[39]Falconer M.C,Kamisetty K.,Norman A.,et al.Using Evolutionary Algorithms for Signal Integrity Checks of High-Speed Data Buses [C].Proceedings of the 2007 IEEE Workshop on Evolvable and Adaptive Hardware (WEAH 2007),2007:35-39.
[40]Roggen D.,Thoma Y,Sanchez E.An Evolving and Developing Cellular Electronic Circuit [C].Proceedings of Proceedings of Artificial Life,2004:33-38.
[41]Ortega C,Tyrrell A.Biologically Inspired Reconfigurable Hardware for Dependable Applications [C].Proceedings,1997.
[42]Stoica A.,Fukunaga A.,Hay worth K.,et al.Evolvable Hardware for Space Applications [C].Proceedings of the International Conference on Evolvable System (ICES'98),1998:166-173.
[43]Thompson A.Evolving electronic robot controllers that exploit hardware resources [C].Proceedings of the Third European Conference on Advances in Artificial Life,1995 640-656.
[44]Ali B.,Almaini A.E.A.,Kalganova T.Evolutionary algorithms and their use in the design of sequential logic circuits [J].Genetic Programming and Evolvable Machines,2004,5(1):11-29.
[45]Maher J.,Ginley B.M.,Rocke P.,et al.Intrinsic Hardware Evolution of Neural Networks in Reconfigurable Analogue and Digital Devices [C].Proceedings of the 14th Annual IEEE Symposium on Field-Programmable Custom Computing Machines,2006:321-322.
[46]Miller J.F.,Thomson P.,Fogarty T.Designing electronic circuits using evolutionary algorithms.Arithmetic circuits:A case study [J].Genetic Algorithms and Evolution Strategies in Engineering and Computer Science,1997,10:105-131.
[47]Kalganova T.Bidirectional incremental evolution in extrinsic evolvable hardware [C].Proceedings of the Second NASA/DoD Workshop on Evolvable Hardware (EH2000),Lohn J.,Stoica A.,and Keymeulen D.,Eds.Palo Alto,CA,USA,2000:65-74.
[48]Stomeo E.,Kalganova T.,Lambert C,et al.On Evolution of Relatively Large Combinational Logic Circuits [C].Proceedings of the 2005 NASA/DoD Conference on Evolvable Hardware (EH'05)2005:59-66.
[49]Stomeo E.,Kalganova T.,Lambert C.Mutation Rate for Evolvable Hardware [C].Proceedings of Proceedings of World Academy of Science,Engineering and Technology,Ardil C,Ed,2005.
[50]Gordon T.G.W.,Bentley P.J.Development Brings Scalability to Hardware Evolution [C].Proceedings of the 2005 NASA/DoD Conference on Evolvable Hardware,2005:272-279.
[51]Hemmi H.,Mizoguchi,Shimohara K.Development and evolution of hardware behaviors [C].Proceedings of International Conference on Evolvable Systems,Sanchez E.and Tomassini M.,Eds,1995:250-265.
[52]Aporntewan C,Chongstitvatana P.An on-line evolvable hardware for learning finite-state machine [C].Proceedings of International Conference on Intelligent Technologies.Bangkok,2000:125-134.
[53]Chongstitvatana P.,Aporntewan C.Improving correctness of finite-state machine synthesis from multiple partial input/output sequences [C].Proceedings of the First NASA/DoD Workshop on Evolvable Hardware.Pasadena,CA,USA,1999:262-266.
[54]Sekanina L.,Zebulum R.S.Evolutionary Discovering of the Concept of the Discrete State at the Transistor Level [C].Proceedings of Evolvable Hardware 2005:73-78.
[55]Shanthi A.P.,Singaram L.K.Evolution of asynchronous sequential circuits [C].Proceedings of the 2005 NASA/DoD Conference on Evolvable Hardware,2005:93-96.
[56]Stoica A.,Zebulum R.S.,Guo X.,et al.Taking Evolutionary Circuit Design From Experimentation to Implementation:Some Useful Techniques and a Silicon Demonstration [C].Proceedings of IEE Proceedings on Computers and Digital Techniques,2004:295-300.
[57]Stoica.Towards Evolvable Hardware Chips:Experiments with a Programmable Transistor Array (Microneuro'99)[C].Proceedings of the 7th International Conference on Microelectronics for Neural,Fuzzy and Bio-inspired Systems.Granada,Spain,1999:156-162.
[58]Bidlo M.,Sekanina L.Providing Information from the Environment for Growing Electronic Circuits Through Polymorphic Gates [C].Proceedings of Genetic and Evolutionary Computation Conference (GECCO2005),2005:242-248.
[59]Sekanina L.,Starecek L.,Gajda Z.,et al.Evolution of Multifunctional Combinational Modules Controlled by the Power Supply Voltage [C].Proceedings of the First NASA/ESA Conference on Adaptive Hardware and Systems.Istanbul,Turkey,2006:186-193.
[60]Tyrrell A.M.,Krohling R.A.,Zhou Y.Evolutionary algorithm for the promotion of evolvable hardware [C].Proceedings of Computers and Digital Techniques,2004:267-275.
[61]Gallagher J.C,Vigraham S.,Kramer G.A family of compact genetic algorithms for intrinsic evolvable hardware [J].IEEE Transactions on Evolutionary Computation,2004,8(2):111-126
[62]Levi D.HereBoy:A fast evolutionary algorithm [C].Proceedings of the Second NASA/DoD Workshop on Evolvable Hardware (EH'00).Palo Alto,CA,USA,2000:17-24.
[63]Seok H.-S.,Lee K.-J.,Zhang B.-T,et al.Genetic programming of process decomposition strategies for evolvable hardware [C].Proceedings of the 2nd NASA/DoD Workshop Evolvable Hardware,2000:25-34.
[64]Miller J.F.,Thomson P.A developmental method for growing graphs and circuits [C].Proceedings of the Fifth International Conference on Evolvable Systems:From Biology to Hardware.Trondheim,Norway,2003:385-401.
[65]Hartmann M.,Lehre P.K.,Haddow P.C.Evolved digital circuits and genome complexity [C].Proceedings of the NASA/DoD Conference on Evolvable Hardware (EH'05),2005:79-86.
[66]Higuchi T.,Murakawa M.,Iwata M.,et al.Evolvable Hardware at Function Level [C].Proceedings of the IEEE International Conference on Evolutionary Computation,1997:187-192.
[67]Li J.,Huang S.Adaptive Salt-&-Pepper Noise Removal:A Function Level Evolution based Approach [C].Proceedings of the 2008 NASA/ESA Conference on Adaptive Hardware and Systems,2008:391-397.
[68]Higuchi T.,Iwata M.,Kajitani I.,et al.Hardware evolution at gate and function levels [C].Proceedings of Biologically Inspired Autonomous Systems:Computation,Cognition and Action.Durham,North Carolina,1996.
[69]Yang S.Logic synthesis and optimisation benchmark user guide version 3.0 [R].Microelectronics Center of North Carolina,Research Triangle Park,1991.
[70]A F.J.,M.Y.Sanavullah.Autonomus Reconfiguration using FPAA for Bandwitdh Recovery in Satellite Subsystems [J].IJCSNS International Journal of Computer Science and Network Security,2008,8(7).
[71]J¨org Langeheine K.M.,and Johannes Schemmel.INTRINSIC EVOLUTION OF ANALOG ELECTRONIC CIRCUITS USING A CMOS FPTA CHIP [C].Proceedings of the Fifth Conference on Evolutionary Methods for Design,Optimization and Control with Applications to Industrial and Societal Problems (EUROGEN 2003),2003.
[72]Higuchi T.,Iwata M.,Kajitani I.,et al.Hardware Evolution at Gate and Function Levels [C].Proceedings of the Proceedings of Biologically Inspired Autonomous Systems:Computation,Cognition and Action.Durham,North Carolina,1996.
[73]Vasicek Z.,Sekanina L.Hardware Accelerators for Cartesian Genetic Programming [C].Proceedings of the 11th European Conference on Genetic Programming (EuroGP 2008).Naples,Italy,2008:230-241.
[74]Jackson D.Partitioned Incremental Evolution of Hardware Using Genetic Programming [C].Proceedings of the 11th European Conference on Genetic Programming (EuroGP 2008),O'Neill M.,Vanneschi L.,Gustafson S.,et al.,Eds.Naples,Italy,2008:86-97.
[75]Miller J.F.,Thomson P.Cartesian genetic programming [C].Proceedings of the Third European Conference on Genetic Programming,Poli R.,Banzhaf W.,Langdon W.B.,et al.,Eds.Edinburgh,Berlin,2000:121-132.
[76]Muntean O.,Diosan L.,Oltean M.Solving the even-n-parity problems using Best SubTree Genetic Programming [C].Proceedings of the Second NASA/ESA Conference on Adaptive Hardware and Systems,2007:511-518.
[77]Zhu J.,Li Y.,He G.,et al.An Intrinsic Evolvable Hardware Based on Multiplexer Module Array [C].Proceedings of the 7th International Conference on Evolvable Systems:From Biology to Hardware (ICES 2007),Kang L.,Liu Y,and Zeng S.Y,Eds.Wuhan,China,2007:35-44.
[78]Vassilev V.K.,Job D.,Miller J.F.Towards the automatic design of more efficient digital circuits [C].Proceedings of the Second NASA/DoD workshop on Evolvable Hardware,Lohn J.,Stoica A.,and Keymeulen D.,Eds.Palo Alto,California,2000:151-160.
[79]Miller J.F.,Thomson P.Discovering novel digital circuits using evolutionary techniques [C].Proceedings of IEE Colloquium on Evolvable Systems,1998.
[80]Soliman A.T.,Abbas H.M.Synchronous sequential circuits design using evolutionary algorithms [C].Proceedings of Electrical and Computer Engineering,2004:2013-2016.
[81]Kalganova T.,Miller J.F.Evolving more efficient digital circuits by allowing circuit layout evolution and multi-objective fitness [C].Proceedings of the First NASA/DoD Workshop on Evolvable Hardware (EH'99).Pasadena,California,1999:54-63.
[82]Coello C.A.C,Christiansen A.D.,Aguirre A.H.Automated design of combinational logic circuits using genetic algorithms [C].Proceedings of the International Conference on Artificial Neural Nets and Genetic Algorithms (ICANNGA '97),1997:335-338.
[83]Soliman A.T.,Abbas H.M.Combinational circuit design using evolutionary algorithms [C].Proceedings of IEEE Canadian Conference on Electrical ond Computer Engineering (CCECE 2003).Montreal,Canada,2003:251-254.
[84]AM B.,Almaini A.E.A.,Kalganova T.Evolutionary algorithms and theirs use in the design of sequential logic circuits [J].Genetic Programming and Evolvable Machines,2004,5(1):11-29.
[85]Kalganova T.Bidirectional incremental evolution in extrinsic evolvable hardware [C].Proceedings of the Second NASA/DoD Workshop on Evolvable Hardware (EH 2000),Lohn J.,Stoica A.,and Keymeulen D.,Eds.Palo Alto,CA,USA,2000:65-74.
[86]Coello C.A.C,Christiansen A.D.,Aguirre A.H.Towards automated evolutionary design of combinational circuits [C].Proceedings of Computers and Electrical Engineering,2000:1-28.
[87]Manovit C,Aporntewan C,Chongstitvatana P.Synthesis of synchronous sequential logic circuits from partial input/output sequences [C].Proceedings of the Second International Conference on Evolvable Systems:From Biology to Hardware 1998:98-105.
[88]Gordon T.G.W.,Bentley P.J.Development brings scalability to hardware evolution [C].Proceedings of the 2005 NASA/DoD Conference on Evolvable Hardware (EH'05),2005:272-279.
[89]Vassilev V.K.,Miller J.F.Scalability problems of digital circuit evolution evolvability and efficient designs [C].Proceedings of the Second NASA/DoD workshop on Evolvable Hardware,Lohn J.,Stoica A.,and Keymeulen D.,Eds.Palo Alto,California,2000:55-64.
[90]Yao X.,Higuchi T.Promises and challenges of evolvable hardware [J].IEEE Transaction On Systems Man and Cybernetics-Part C:Applications and Reviews,1999,29(1):87-97.
[91]Murakawa M.,Yoshizawa S.,Kajitani I.,et al.Hardware evolution at function level [C].Proceedings of the Fourth International Conference on Parallel Problem Solving from Nature,1996: 62-71.
[92]Wang J.,Piao C.H.,Lee C.H.Implementing Multi-VRC Cores to Evolve Combinational Logic Circuits in Parallel [C].Proceedings of the 7th International Conference on Evolvable Systems:From Biology to Hardware (ICES 2007),Kang L.,Liu Y.,and Zeng S.Y,Eds.Wuhan,China,2007:23-34.
[93]Gallagher J.C,Vigraham S.,Kramer G.A family of compact genetic algorithms for intrinsic evolvable hardware [J].IEEE Transactions on Evolutionary Computation 2004,8(2):111-126
[94]Gordon T.G.W.,Bentley P.J.Bias and Scalability in Evolutionary Development [C].Proceedings of the Genetic and Evolutionary Computation Conference (GECCO 2005),2005:83-90.
[95]Chow S.-H.,Ho Y.-C,Hwang T.,et al.Low power realization of finite state machines-a decomposition approach [J].ACM Transactions on Design Automation of Electronic Systems (TODAES),1996,1(3):315-340.
[96]Benini L.,Micheli G.D.,Macii E.Designing low-power circuits:practical recipes [J].IEEE Circuits and Systems Magazine,2001,1(1):6-25.
[97]Benini L.,Micheli G.D.,Vermeulen F.Finite-state machine partioning for low power [C].Proceedings of International Symposium on Circuits and Systems,1998:5-8.
[98]Yuan L.,Qu G,Villa T.,et al.An FSM Reengineering Approach to Sequential Circuit Synthesis by State Splitting [J].IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,2008,27(6):1159-1164.
[99]Bao J.,Li Y,Mao W.Digital Logic [M].Beijing:High Education Press,1997.
[100]Stomeo E.,Kalganova T.,Lambert C.A novel genetic algorithm for evolvable hardware [C].Proceedings of the 2006 IEEE Congress on Evolutionary Computation,Yen G.G,Wang L.,Bonissone P.,et al.,Eds.Canada,2006:134-141.
[101]Murakawa M.,Yoshizawa S.,Higuchi T.Adaptive equalization of digital communication channels using Evolvable Hardware [C].Proceedings of the First International Conference on Evolvable Systems:From Biology to Hardware,1996:377-389.
[102]Sumathi A.,Banu R.S.D.W.Digital Filter Design using Evolvable Hardware Chip for Image Enhancement [C].Proceedings of the International Conference on Intelligent Computing,ICIC 2006.Kunming,China,2006:663-671.
[103]Antola A.,Castagna M.,Gotti P.,et al.Evolvable Hardware:A Functional Level Evolution Framework Based on Impulse C [C].Proceedings of the 2007 International Conference on Engineering of Reconfigurable Systems & Algorithms,ERSA 2007.Las Vegas,Nevada,USA,2007:216-219.
[104]Stoica A.,Keymeulen D.,Zebulum R.,et al.Evolution of analog circuits on Field Programmable Transistor Arrays [C].Proceedings of the 2nd NASA/DoD workshop on Evolvable Hardware,2000:99-108.
[105]Langeheine J.,Becker J.,Foiling S.,et al.A Cmos Fpta Chip For Intrinsic Hardware Evolution Of Analog Electronic Circuits [C].Proceedings of 3rd NASA / DoD Workshop on Evolvable Hardware (EH 2001).Long Beach,CA,USA,2001:172-175.
[106]Trefzer M.,Langeheine J.,Meier K.,et al.A Modular Framework for the Evolution of Circuits on Configurable Transistor Array Architectures [C].Proceedings of the first NASA/ESA conference on Adaptive Hardware and Systems,2006:32-42.
[107]Wang J.,Chen Q.S.,Lee C.H.Design and implementation of a virtual reconfigurable architecture for different applications of intrinsic evolvable hardware [J].Computers & Digital Techniques,IET,2008,2(5):386-400.
[108]Stoica,Zebulum R.,Keymeulen D.Evolvable Hardware Solutions for Extreme Temperature Electronics [J],the Third NASA/DoD Workshop on Evolvable Hardware,2001:93-97.
[109]Stoica A.,Zebulum R.S.,Keymeulen D.,et al.Temperature-Adaptive Circuits on Reconfigurable Analog Arrays [C].Proceedings of the First NASA/ESA Conference on Adaptive Hardware and Systems.Istanbul,Turkey,2006:28-31.
[110]Stoica A.,Keymeulen D.,Arslan T.Circuit Self-Recovery Experiments in Extreme Environments [C].Proceedings of the 2004 NASA/DoD Conference on Evolvable Hardware,2004:142-145.
[111]Sekanina L.,Martinek T.,Gajda Z.Extrinsic and Intrinsic Evolution of Multifunctional Combinational Modules [C].Proceedings of IEEE Congress on Evolutionary Computation (CEC 2006).Vancouver,BC,Canada,2006:2771-2778.
[112]Stoica A.,Zebulum R.,Keymeulen D.Evolvable Hardware Solutions for Extreme Temperature Electronics [C].Proceedings of the Third NASA/DoD Workshop on Evolvable Hardware,2001:93-97.
[113]Miller J.F.,Thomson P.Cartesian Genetic Programming [C].Proceedings of the Third European Conference on Genetic Programming (EuroGP2000),2000:121-132.
[114]Miller J.F.,Job D.,Vassilev V.K.Principles in the Evolutionary Design of Digital Circuits-Part Ⅰ [J].Genetic Programming and Evolvable Machines,2000,1(1):7-35.
[115]Sekanina L.Evolutionary Design of Gate-Level Polymorphic Digital Circuits [C].Proceedings of Applications on Evolutionary Computing:EvoWorkkshops 2005,2005:185-194.
[116]Sekanina L.Design Methods for Polymorphic Digital Circuits [C].Proceedings of Applications on Evolutionary Computing:EvoWorkkshops 2005,2005:185-190.
[117]Sekanina L.,Martinek T.,Gajda Z.Extrinsic and Intrinsic Evolution of Multifunctional Combinational Modules [J].IEEE Congress on Evolutionary Computation,2006.
[118]Miller,Thomson.Cartesian Genetic Programming [J].Proc.of the 3rd European Conference on Genetic Programming,2000,LNCS 1802,Springer Verlag,Berlin 2000:121-132.
[119]Stoica A.,Zebulum R.,Keymeulen D.On Polymorphic Circuits and Their Design using Evolutionary Algorithms [C].Proceedings of IASTED International Conference on Applied Informatics(AI2002).Innsbruck,Austrilia,2002.
[120]Stoica A.,Zebulum R.,Keymeulen D.Polymorphic Electronics [C].Proceedings of the 4th International Conference on Evolvable Systems:From Biology to Hardware,ICES.Tokyo,Japan,2001:291-301.
[121]Luo W.,Zhang Z.,Wang X.Designing Polymorphic Circuits with Polymorphic Gates:a General Design Approach [J].IET Circuits,Devices & Systems,2007,1(6):470-476.
[122]Gordon T.G.W.,Bentley P.J.Towards Development in Evolvable Hardware [C].Proceedings of the 2002 NASA/DOD Conference on Evolvable Hardware (EH'02),2002:241-250.
[123]Sekanina L.,Bidlo M.Evolutionary Design of Arbitrarily Large Sorting Networks Using Development [J].Genetic Programming and Evolvable Machines,2005,6(3):319-347.
[124]Stomeo E.,Kalganova T.,Lambert C.Mutation Rate for Evolvable Hardware [C].Proceedings of the Proceedings of World Academy of Science,Engineering and Technology,Ardil C,Ed,2005.
[125]Murakawa M.,Yoshizawa S.,Kajitani I.,et al.Hardware Evolution at Function Level [C].Proceedings of the Fourth International Conference on Parallel Problem Solving from Nature 1141,1996:62-71.
[126]Deb K.,Pratap A.,Agarwal S.,et al.A fast and elitist multi-objective genetic algorithm:NSGA-Ⅱ [J].IEEE Transactions on Evolutionary Computation,2002,6(2):181-197.
[127]Corne D.W.,Jerram N.R.,Knowles J.D.,et al.PESA-Ⅱ:Region-based Selection in Evolutionary Multiobjective Optimization [C].Proceedings of the Genetic and Evolutionary Computation Conference (GECCO-2001),2001:283-290.
[128]Jin Y,Olhofer M.,Sendhoff B.Dynamic Weighted Aggregation for Evolutionary Multi-Objective Optimization:Why Does It Work and How? [C].Proceedings of the Genetic and Evolutionary Computation Conference (GECCO-2001),pp.,Morgan Kaufmann Publishers,San Francisco,California,,2001:1042-1049.
[129]Drzadzewski G.,Wineberg M.The Importance of Scalability When Comparing Dynamic Weighted Aggregation and Pareto Front Techniques [C].Proceedings of Artificial Evolution 2005,2005:143-154.
[130]Liang H.,Luo W.,Wang X.Designing Polymorphic Circuits with Evolutionary Algorithm Based on Weighted Sum Method [C].Proceedings of the 7th International Conference on Evolvable Systems:From Biology to Hardware (ICES'07),Lecture Notes in Computer Science 4684.Wuhan,China,2007:331-342.
[131]Miller J.F.,Smith S.L.Redundancy and Computational Efficiency in Cartesian Genetic Programming [J].IEEE Transactions on Evolutionary Computation,2006,10(2):167-174.