基于TMS320DM642的硬件平台设计
详细信息    本馆镜像全文|  推荐本文 |  |   获取CNKI官网全文
摘要
随着信息技术的发展,视频处理技术在日常生活、工业、医疗和军事等许多领域得到了广泛的应用。由于各种视频处理系统的应用领域及所实现的功能不尽相同,所用到的视频处理平台也存在着很大差别,所以建立一种通用的视频处理平台,并在此平台上根据不同的需求做进一步的开发,已经成为设计视频处理平台的重要途径。TI公司的TMS320DM642芯片是目前业界公认的性能良好的视频处理器,是一款专门面向多媒体应用而设计开发的32位定点DSP芯片,它良好的处理性能和丰富的片上外设,可以很好的满足视频信号处理的要求,因此,TMS320DM642成为目前视频处理系统的理想平台之一。
     本文研究了视频处理系统的发展和实现方法,完成了基于TMS320DM642系统的硬件设计。本设计以高速DSP芯片为核心处理器,FPGA为信号的协处理器。FPGA协处理器实现音视频时序同步、接口电路、及部分硬件编码解码过程,DSP芯片完成大部分信号算法处理。论文中给出了DSP硬件外围电路的详细设计,完成了TMS320DM642处理系统的程序设计,包括片内外设配置、系统初始化、EMIFA控制寄存器配置、IIC模块配置、EDMA控制寄存器配置。完成了TMS320DM642通过IIC接口对视频编码芯片的寄存器的配置和校验。最后,本文基于FPGA实现了主模式的SPI接口总线。系统实现了音、视频信号的输入,并为音视频编解码算法验证搭建了一个高性能的平台。
With the development of information technology, video technology has been widely applied in daily life, including industry, medical military and so on. There are a lot of differences among the video processing platforms because of different application fields and function. So developing a universal video processing platform and doing further development on it according to various requirements has become a significant way of video processing platform design.The TMS320DM642 is considered to be a Digital Media Processor with excellent performance at present, it is a 32-bit fixed-point DSP which is developed for multimedia applications.It meets the demand of video processing with its good processing performance and abundant on-chip peripherals.So TMS320DM642 has become one of the perfect platforms for the video processing system currently.
     This paper studies the development and implementation of the video processing system, and focuses on the hardware design based on TMS320DM642. The DSP chip works as the core processor at high speed, FPGA works as the coprocessor. FPGA handles video and audio signals, including timing alignment, interface circuits and some of the hardware codec, DSP chip processes other algorithms. In the paper, the detailed design of the external circuit for the DSP hardware is completed, and the system programming for TMS320DM642, including on-chip peripherals configuration, system initialization, EMIFA control register configuration, IIC module configuration and EDMA control register configuration is writen. The configuration and verification of internal registers for the video encoding chips is implemented through the IIC interface. Finally, the master mode of the SPI bus interface is realized based on the FPGA. This system provides an audio and video input, as well as a high-performance hardware platform for audio and video codec algorithm’s verification.
引文
1庞涛.视频编解码技术的应用和发展.科技成果纵横. 2008, (4):78~79
    2罗包兰.网络与多媒体技术的开发和利用.现代情报. 2003, 7:66
    3 T. Wiegand, G. J. Sullivan, G. Bjontegaard. Overview of the H.264/AVC Video Coding Standard. IEEE Transactions on Circuits and System for Video Technology, 2003, (13):7~8
    4黄键,张琳. H.264视频编码技术研究.计算机与数字工程. 2006, 34(7):83~87
    5陈亮. AVS先进编码技术研究.华中科技大学硕士学位论文. 2006:2~10
    6章霄,董艳雪,赵文娟.数字图像处理技术.冶金工业出版社, 2005:1~20
    7陈天华.数字图像处理.清华大学出版社, 2007: 3~20
    8 J. Eyre, J.Bier. The Evolution of DSP Processors. IEEE Signal Processing Magazine. 2000, 17(2):43~51
    9毕卫红,王娟.基于DSP的图像采集系统.现代电子技术. 2008, (2):10~12
    10刘云,孙继平. DSP技术与计算机多媒体通讯.计算机系统应用. 2000, (4):52~54
    11 J. H. Duan, Y. L. Deng, K. Liang. Development of Image Processing System Based on DSP and FPGA. The Eighth International Conference on Electronic Measurement and Instruments, Xi’an, Shanxi, China, 2007:791~794
    12全子一.数字视频图像处理.电子工业出版社, 2005:2~11
    13赵红怡. DSP技术及应用实例.电子工业出版社, 2008:1~7
    14杨明远.基于TMS320C5402的DSP实验开发系统的设计.中南大学硕士学位论文. 2008:1~5
    15 S. H. Jin, J. U. Cho, J. W. Jeon. Pipelined Virtual Camera Configuration for Real-Time Image Processing Based on FPGA. IEEE International Conference on Robotics and Biomimetics, Sanya, China, 2007:183~188
    16 J. Zhao, N. Li, F. Yang. Multi-Channel Image Acquisition Preprocessing System Based on TMS320DM642. Proceedings of the Seventh InternationalConference on Machine Learning and Cybernetics, Kunming, 2008:2944~2949
    17段雷,李梅,王彩霞.基于DSP和FPGA的实时图像处理平台的设计.实验科学与技术. 2008, (5):52~54
    18段雷.基于DSP+FPGA的图像处理电路板硬件设计.西南交通大学硕士学位论文. 2008:6~12
    19 H. Lai, S. Boumaiza. Wimax Baseband Processor Implementation and Validation on A FPGA/DSP Platform. Canadian Conference on Electrical and Computer Engineering, Niagara Falls, 2008:1449~1452
    20 M. Spelat, F. Dovis, G. Girau. A Flexible FPGA/DSP Board for GNSS Receivers Design. Ph. D. Research in Microelectronics and Electronics, Otranto(Lecce), Italy, 2006:77~80
    21 J. Ye, A. W. Schaefer, D. L. Marks, J. J. Reynolds, S. A. Boppart. Real-Time Processing of Spectrosople Optical Coherence Tomography. IEEE International Symposium on Biomedical Imaging, Ritz-Carlton Hotel, Washington, D.C., USA, 2002:617~620
    22汪安民,呈易. DSP应用开发使用子程序.人民邮电出版社, 2005:2~10
    23 K. Fowler. DSP Selection for Real-Time Systems. IEEE Instrumentation& Measurement Magazine. 2002, 5(4):42~43
    24唐贵进,刘小花.视频处理DSP性能分析及选型.电视技术. 2006, 4:23~25
    25 A. Anon. TI Unveils Open DSP Software Platform for Motor Central. Control Engineering. 2000, 47(11):2
    26 S. S. Prasad, S. K. Sanyal. Design of Arbitrary Waveform Generator Based on Direct Digital Synthesis Technique Using Code Composer Studio Platform. International Symposium on Signals, Circuits and Systems, Lasi, Romania, 2007:291~294
    27 S. S. Prasad, S. K. Sanyal. Development of a Prototype Pirect Pigital Synthesized QAM Modulator Using Code Composer Studio for Application in Mobile Communication Systems. Proceedings of the 4th International Conference on Electrical and Computer Engineering, Dhaka, Bangladesh, 2006:72~73
    28 P. Papamichalis, J. Reime, J. Rowlands. System and AlgorithmImplementation Techniques on the TMS320 Family. International Conference on Acoustics, Speech, and Signal Processing, Detroit, Michigan, USA, 1995:2845~2847
    29 Texas Instruments. TPS54310 Datasheet. 2001: 1~31
    30 Texas Instruments. TMS320C6000 DSP External Memory Interface (EMIF). SPRU266E. 2008: 13~39
    31 Texas Instruments. TMS320C6000 EMIF-to-External SDRAM Interface. 2004: 1~50
    32 Hynix Semiconductorlnc. HY57V283220(L)T(p)/HY5V22(L)F(P)4Banks x 1M x 32Bit synchronous DRAM. 2004: 1~15
    33 Texas Cmopany. TMS320C6000 EMIF to External Flash Memory. 2002:1~32
    34 C. H. Kuo, G. C. Huang, L. C. Chang. Source Code Flow Optimization for H.264/AVC Video Decoder Implementing on a Low-cost Embedded System Platform. IEEE Region 10 Conference, Taipei, Taiwan, 2007:503~506
    35张进明,胡伟,杜彬.基于TMS320DM642的视频处理系统中I2C总线的应用.微计算机信息. 2006, 14:161~162
    36 F. X. Liu, B. Mo, S. X. Yang. PCB Design of High-Speed DSP Systems. 5th International Symposium on Test and Measurement, Shenzhen, 2003:1977~1980
    37 J. S. Pak, H. Kim. PCB Power/Ground Plane Edge Radiation Excited by High-Frequency Clock. IEEE International Symposium on Electromagnetic Compatibility, Santa Clara, 2004:197~198
    38 Texas Instruments. TMS320C6000 Programmer Guide. SPRU1980. 2002:1~40
    39 Texas Instruments. TMS320C6000 Optimizing Compiler User Guide. 2004: 6~38
    40 Texas Instruments. TMS320C6000 Optimizing C Compiler Tutorial. 2002: 2~30
    41 Texas Instruments. TMS320C6000 Assembly Language Tools User's Guide. 2004: 9~15
    42 Texas Instruments. TMS320C6000 Peripherals Reference Guide. SPRU 190D. 2001: 2~45
    43 AMD. AM29LV033C Data Sheet. 2003: 2~45
    44 Texas Instruments. TMS320C6000 DSP Enhanced Direct Memory Access (EDMA) Controller Reference Guide. 2006: 100~145
    45 Texas Instruments. TMS320C6000 EDMA IO Scheduling and Performance. 2003: 3~50
    46 S. K. Li, D. H. Liu. Research on EDMA Technology of TMS320C6713. The 7th International Symposium on Test and Measuremnet, Beijing, 2007: 2000~2003
    47耿磊,吴晓娟. EDMA在实时图像处理系统中的应用.国外电子元器件. 2006, (1):23~25
    48毛文安,张海峰.视频图像处理系统CPLD控制和EDMA数据搬移的实现.现代电子技术. 2008 (4): 2~4
    49 Texas Instruments. TMS320C6000 DSP Inter-Integrated Circuit Module Reference Guide. SPRU175A. 2002: 6~40
    50 J. Y. Zhang, D. Q. Cheng. A Embedded Video-Transmitting Device with Very-Low Bit Rates Based on TMS320DM642. International Symposium on Computer Science & Technology, 2007:834~837
    51 J. F. Landaeta, J. Garcia, A. Amescua. Practical SPI Planning. 15th European Conference on Software Process Improvement, Dublin, Ireland, 2008:82~83
    52王冠,黄熙,王鹰. VerilogHDL与数字电路设计.机械工业出版社, 2005:243~271
    53 H. Chen, Z. Liu, L. Su. Design of the SPI Interface of 10-Gigabit Ethernet with FPGA. Conference on Network Architectures, Management and Applications, Beijing, 2004:900~904
    54张剑宇,孙承绶,来金梅,章倩苓. 2.4GHz频率合成器可编程分频器设计与实现.复旦学报, 2005:44~45
    55 F. Emnett, M. Biegel. Power Reduction Through RTL Clock Gating. Synopsys Users Group, San Jose, 2000
    56张雅绮. Verilog HDL高级数字电路设计.电子工业出版社, 2004: 207~208

© 2004-2018 中国地质图书馆版权所有 京ICP备05064691号 京公网安备11010802017129号

地址:北京市海淀区学院路29号 邮编:100083

电话:办公室:(+86 10)66554848;文献借阅、咨询服务、科技查新:66554700