A gate structure design for non-hysteresis NCFET is proposed.

Optimizations to achieve the low SS and hysteresis-free transfer are elaborated.

Gate-to-source/drain overlap and channel length scaling are investigated.

Interface trap states and temperature impact are considered.