Crosstalk noise model is presented for CMOS-gate driven MWCNT interconnects using FDTD.
•
CMOS driver is modeled by modified alpha power law model.
•
The proposed model is validated with industry standard HSPICE simulations.
•
The average error while estimating the noise peak voltage is less than 2%.
•
The proposed model can be incorporated in CAD simulation tools.
NGLC 2004-2010.National Geological Library of China All Rights Reserved.
Add:29 Xueyuan Rd,Haidian District,Beijing,PRC. Mail Add: 8324 mailbox 100083
For exchange or info please contact us via email.