Electrical property comparison and charge transmission in p-type double gate and single gate junctionless accumulation transistor fabricated by AFM nanolithography

详细信息    查看全文

• 作者：Arash Dehzangi (1)
  A Makarimi Abdullah (2)
  Farhad Larki (1)
  Sabar D Hutagalung (2)
  Elias B Saion (1)
  Mohd N Hamidon (3)
  Jumiah Hassan (1)
  Yadollah Gharayebi (4)
  
• 关键词：Atomic force microscopy ; Junctionless transistors ; Local anodic oxidation ; Silicon ; on ; insulator ; Double gate ; Single gate junctionless silicon nanowire transistor
• 刊名：Nanoscale Research Letters
• 出版年：2012
• 出版时间：December 2012
• 年：2012
• 卷：7
• 期：1
• 全文大小：560KB
• 参考文献：1. Lee C, No SY, Eom DI, Hwang CS, Kim HJ: The electrical and physical analysis of Pt gate/Al 2 O 3/p-Si (100) with dual high-k gate oxide thickness for deep submicron complementary metal-oxide-semiconductor device with low power and high reliability. / J Electron Mater 2005, 34:1104-109. CrossRef
  2. Chau R, Datta S, Doczy M, Doyle B, Kavalieros J, Metz M: High-/metal-gate stack and its MOSFET characteristics. / Electron Device Letters, IEEE 2004, 25:408-10. CrossRef
  3. Song Y, Zhou H, Xu Q, Luo J, Yin H, Yan J, Zhong H: Mobility enhancement technology for scaling of CMOS devices: overview and status. / J Electron Mater 2011,40(7):1-9. CrossRef
  4. Lansbergen G, Rahman R, Wellard C, Woo I, Caro J, Collaert N, Biesemans S, Klimeck G, Hollenberg L, Rogge S: Gate-induced quantum-confinement transition of a single dopant atom in a silicon FinFET. / Nat Phys 2008, 4:656-61. CrossRef
  5. Colinge J: Multi-gate SOI MOSFETs. / Microelectron Eng 2007, 84:2071-076. CrossRef
  6. Li Y, Chou HM, Lee JW: Investigation of electrical characteristics on surrounding-gate and omega-shaped-gate nanowire FinFETs. / Nanotechnology, IEEE Transactions on 2005, 4:510-16. CrossRef
  7. Yang B, Buddharaju K, Teo S, Singh N, Lo G, Kwong D: Vertical silicon-nanowire formation and gate-all-around MOSFET. / Electron Device Letters, IEEE 2008, 29:791-94. CrossRef
  8. Shima A, Sugii N, Mise N, Hisamoto D, Takeda K, Torii K: Metal Schottky source/drain technology for ultrathin silicon-on-thin-box metal oxide semiconductor field effect transistors. / Japanese Journal of Applied Physics 2011, 50:04DC06. CrossRef
  9. Colinge JP, Lee CW, Afzalian A, Akhavan ND, Yan R, Ferain I, Razavi P, O’Neill B, Blake A, White M: Nanowire transistors without junctions. / Nat Nanotechnol 2010, 5:225-29. CrossRef
  10. Nazarov A, Colinge J, Balestra F, Raskin JP, Gamiz F, Lysenko V: / Semiconductor-On-Insulator Materials for Nanoelectronics Applications. Springer Verlag, Berlin; 2011. CrossRef
  11. Gundapaneni S, Ganguly S, Kottantharayil A: Bulk planar junctionless transistor (BPJLT): an attractive device alternative for scaling. / Electron Device Letters, IEEE 2011, 32:261-63. CrossRef
  12. Kranti A, Yan R, Lee CW, Ferain I, Yu R, Akhavan ND, Razavi P, Colinge J: / Junctionless nanowire transistor (JNT): properties and design guidelines. IEEE Xplore Digital Library, Sevilla; 2010:357-60. [ / In Solid-State Device Research Conference (ESSDERC), 2010 Proceedings of the European: September 14-6 2010]
  13. Zhao DD, Nishimura T, Lee CH, Nagashio K, Kita K, Toriumi A: Junctionless Ge p-channel metal–oxide–semiconductor field-effect transistors fabricated on ultrathin Ge-on-insulator substrate. / Applied Physics Express 2011, 4:031302. CrossRef
  14. Gnani E, Gnudi A, Reggiani S, Baccarani G: Theory of the junctionless nanowire FET. / IEEE Transactions on Electron Devices 2011, 58:2903. CrossRef
  15. Lee CW, Afzalian A, Akhavan ND, Yan R, Ferain I, Colinge JP: Junctionless multigate field-effect transistor. / Appl Phys Lett 2009, 94:053511-53511-53512.
  16. Ansari L, Feldman B, Fagas G, Colinge JP, Greer JC: / Atomic scale simulation of a junctionless silicon nanowire transistor. IEEE Xplore Digital Library, Cork; 2011:1-. [ / In 12th International Conference on Ultimate Integration on Silicon (ULIS): March 14-6 2011]
  17. Lee CW, Borne A, Ferain I, Afzalian A, Yan R, Dehdashti Akhavan N, Razavi P, Colinge JP: High-temperature performance of silicon junctionless MOSFETs. / Electron Devices, IEEE Transactions on 2010, 57:620-25. CrossRef
  18. Raskin JP, Colinge JP, Ferain I, Kranti A, Lee CW, Akhavan ND, Yan R, Razavi P, Yu R: Mobility improvement in nanowire junctionless transistors by uniaxial strain. / Appl Phys Lett 2010, 97:042114. CrossRef
  19. Hsieh E, Chung SS: / A new type of inverter with juctionless (J-Less) transistors. IEEE Xplore Digital Library, Honolulu; 2010:1-. [ / In Silicon Nanoelectronics Workshop (SNW): June 13-4 2010]
  20. Choi SJ, Moon DI, Kim S, Duarte JP, Choi YK: Sensitivity of threshold voltage to nanowire width variation in junctionless transistors. / Electron Device Letters, IEEE 2011,32(2):1-. CrossRef
  21. Campbell P, Snow E, McMarr P: Fabrication of nanometer scale side gated silicon field effect transistors with an atomic force microscope. / Appl Phys Lett 1995, 66:1388. CrossRef
  22. Snow E, Campbell P, McMarr P: Fabrication of silicon nanostructures with a scanning tunneling microscope. / Appl Phys Lett 1993, 63:749-51. CrossRef
  23. Ionica I, Montes L, Ferraton S, Zimmermann J, Saminadayar L, Bouchiat V: Field effect and Coulomb blockade in silicon on insulator nanostructures fabricated by atomic force microscope. / Solid State Electron 2005, 49:1497-503. CrossRef
  24. Pennelli G: Top down fabrication of long silicon nanowire devices by means of lateral oxidation. / Microelectron Eng 2009, 86:2139-143. CrossRef
  25. Martinez J, Martínez RV, Garcia R: Silicon nanowire transistors with a channel width of 4?nm fabricated by atomic force microscope nanolithography. / Nano Lett 2008, 8:3636-639. CrossRef
  26. Dehzangi A, Larki F, Saion E, Hutagalung SD, Hamidon M, Hassan J: / Field effect in silicon nanostructure fabricated by atomic force microscopy nano lithography. IEEE Xplore Digital Library, Kota Kinabalu; 2011:104-07. [ / In IEEE Regional Symposium on Micro and Nanoelectronics (RSM): September 28-0 2011]
  27. Hutagalung SD, Lew KC: Electrical characteristics of silicon nanowire transistor fabricated by AFM lithography. / IEEE Xplore Digital Library 2010, 358-62.
  28. Dehzangi A, Larki F, Saion EB, Hatagalung SD, Abdullah AM, Hamidon MN, Hassan J: Study the characteristic of P-type junction-less side gate silicon nanowire transistor fabricated by AFM lithography. / American Journal of Applied Science 2011, 8:872-77. CrossRef
  29. Larki F, Hutagalung SD, Dehzangi A, Saion EB, Abedini A, Makarimi AA, Hamidon MN, Hassan J: Electronic transport properties of junctionless lateral gate silicon nanowire transistor fabricated by atomic force microscope nanolithography. / Microelectronics and Solid State Electronics 2012, 1:15-0.
  30. SOITEC PTF: / 38190 Bernin, France. City; [ / In Book 38190 Bernin, France (Editor ed.^eds.)] http://soitec.com/en/index.php
  31. Sugimura H, Nakagiri N: Chemical approach to nanofabrication: modifications of silicon surfaces patterned by scanning probe anodization. / Jpn J Appi Phys Vol 1995, 34:3406-411. CrossRef
  32. Avouris P, Martel R, Hertel T, Sandstrom R: AFM-tip-induced and current-induced local oxidation of silicon and metals. / Appl Phys Mater Sci Process 1998, 66:659-67. CrossRef
  33. Yun M: Investigation of KOH anisotropic etching for the fabrication of sharp tips in silicon-on-insulator (SOI) material. / Journal-Korean Physical Society 2000, 37:605-10.
  34. Abdullah AM, Hutagalung SD, Lockman Z: / Etching effect on the formation of silicon nanowire transistor patterned by AFM lithography. Repository@USM, Ontario; 2010:398. [ / In Proceedings of the International Conference on Nanotechnology: Fundamentals and Applications; August 4- 2010] http://eprints.usm.my/19500
  35. Pennelli G, Piotto M, Barillaro G: Silicon single-electron transistor fabricated by anisotropic etch and oxidation. / Microelectron Eng 2006, 83:1710-713. CrossRef
  36. Youn S, Kang C: Effect of nanoscratch conditions on both deformation behavior and wet-etching characteristics of silicon (1 0 0) surface. / Wear 2006, 261:328-37. CrossRef
  37. Philipsen HGG, Kelly JJ: Influence of chemical additives on the surface reactivity of Si in KOH solution. / Electrochim Acta 2009, 54:3526-531. CrossRef
  38. Choi YK, Ha D, King TJ, Bokor J: Investigation of gate-induced drain leakage (GIDL) current in thin body devices: single-gate ultra-thin body, symmetrical double-gate, and asymmetrical double-gate MOSFETs. / Japanese Journal of Applied Physics PART 1 Regular Papers Short Notes and Review Papers 2003, 42:2073-076.
  39. Bouchiat V, Faucher M, Fournier T, Pannetier B, Thirion C, Wernsdorfer W, Clement N, Tonneau D, Dallaporta H, Safarov S: Resistless patterning of quantum nanostructures by local anodization with an atomic force microscope. / Microelectron Eng 2002, 61:517-22. CrossRef
  40. Ionica I, Montès L, Ferraton S, Zimmermann J, Saminadayar L, Bouchiat V: Field effect and Coulomb blockade in silicon on insulator nanostructures fabricated by atomic force microscope. / Solid State Electron 2005, 49:1497-503. CrossRef
  41. Hauser JR: A new and improved physics-based model for MOS transistors. / Electron Devices, IEEE Transactions on 2005, 52:2640-647. CrossRef
  42. Duarte JP, Choi SJ, Choi YK: A full-range drain current model for double-gate junctionless transistors. / Electron Devices, IEEE Transactions on 2011,58(12):1-. CrossRef
  43. Chen CY, Lin JT, Chiang MH, Kim K: / High-performance ultra-low power junctionless nanowire FET on SOI substrate in subthreshold logic application. IEEE Xplore Digital Library, San Diego; 2010:1-. [ / In IEEE International SOI Conference (SOI) 2010: October 11-4 2010]
  44. Pai CY, Lin JT, Wang SW, Lin CH, Kuo YS, Eng YC, Lin PH, Fan YH, Tai CH, Chen HH: Numerical study of performance comparison between junction and junctionless thin-film transistors. / IEEE 2010, 1410-412.
  45. Ramos J, Augendre E, Kottantharayil A, Mercha A, Simoen E, Rosmeulen M, Severi S, Kerner C, Chiarella T, Nackaerts A: Experimental evidence of short-channel electron mobility degradation caused by interface charges located at the gate-edge of triple-gate FinFETs. / IEEE Xplore Digital Library 2006, 72-4.
  46. Cho WJ: Characterizations of Interface-state Density between Top Silicon and Buried Oxide on Nano-SOI Substrate by using Pseudo-MOSFETs. / Journal of Semiconductor Technology and Science 2005, 5:83.
  47. Colinge J, Lee C, Dehdashti Akhavan N, Yan R, Ferain I, Razavi P, Kranti A, Yu R: / Junctionless transistors: physics and properties. Springer, Heidelberg; 2011:187-00. [ / In Semiconductor-On-Insulator Materials for Nanoelectronics Applications]
  48. Ansari L, Feldman B, Fagas G, Colinge JP, Greer JC: Simulation of junctionless Si nanowire transistors with 3?nm gate length. / Appl Phys Lett 2010, 97:062105. CrossRef
  49. Sorée B, Magnus W, Vandenberghe W: Low-field mobility in ultrathin silicon nanowire junctionless transistors. / Appl Phys Lett 2011, 99:233509-33509-33503. CrossRef
  50. Sorée B, Magnus W: / Silicon nanowire pinch-off FET: basic operation and analytical model. IEEE Xplore Digital Library, Aachen; 2009:245-48. [ / In 10th International Conference on Ultimate Integration of Silicon. ULIS 2009:March 18-0 2009]
  51. Colinge JP, Ferain I, Kranti A, Lee CW, Akhavan ND, Razavi P, Yan R, Yu R: Junctionless nanowire transistor: complementary metal-oxide-semiconductor without junctions. / Sci Adv Mater 2011, 3:477-82. CrossRef
  52. Fonash SJ, Iqbal MM, Udrea F, Migliorato P: Numerical modeling study of the unipolar accumulation transistor. / Appl Phys Lett 2007, 91:193508. CrossRef
  53. Iqbal MMH, Hong Y, Garg P, Udrea F, Migliorato P, Fonash SJ: The nanoscale silicon accumulation-mode MOSFET—a comprehensive numerical study. / Electron Devices, IEEE Transactions on 2008, 55:2946-959. CrossRef
  
• 作者单位：Arash Dehzangi (1)
  A Makarimi Abdullah (2)
  Farhad Larki (1)
  Sabar D Hutagalung (2)
  Elias B Saion (1)
  Mohd N Hamidon (3)
  Jumiah Hassan (1)
  Yadollah Gharayebi (4)
  
  1. Department of Physics, Faculty of Science, Universiti Putra Malaysia, Serdang, Selangor, 43400, Malaysia
  2. School of Materials and Mineral Resources Engineering, Universiti Sains Malaysia, Nibong Tebal, Penang, 14300, Malaysia
  3. Functional Devices Laboratory, Institute of Advanced Technology, Universiti Putra Malaysia, Serdang, Selangor, 43400, Malaysia
  4. Department of Chemistry, Islamic Azad University, Behbahan Branch University Street, Behbahan, 6361713198, Iran
  
• ISSN：1556-276X

文摘

The junctionless nanowire transistor is a promising alternative for a new generation of nanotransistors. In this letter the atomic force microscopy nanolithography with two wet etching processes was implemented to fabricate simple structures as double gate and single gate junctionless silicon nanowire transistor on low doped p-type silicon-on-insulator wafer. The etching process was developed and optimized in the present work compared to our previous works. The output, transfer characteristics and drain conductance of both structures were compared. The trend for both devices found to be the same but differences in subthreshold swing, ‘on/off-ratio, and threshold voltage were observed. The devices are ‘on-state when performing as the pinch off devices. The positive gate voltage shows pinch off effect, while the negative gate voltage was unable to make a significant effect on drain current. The charge transmission in devices is also investigated in simple model according to a junctionless transistor principal.