Low-Power Analog Channel Selection Filtering Techniques
详细信息    查看全文
文摘
Various techniques to reduce power consumption in the channel selection filtering of wireless receivers are discussed. They include class AB operation by the use of quasi-floating gate transistors and reuse of circuital blocks. A mixed continuous/discrete frequency tuning approach set by a simple on-chip automatic tuning circuit is also presented, which allows wide tuning range with modest area and power requirements. The techniques presented are illustrated by a third-order CMOS Gm-C channel filter designed for a dual-mode Bluetooth/ZigBee zero-IF receiver, with two different on-chip automatic tuning circuits. Measurement results for a test chip prototype in a 0.5- \({\upmu }\)m CMOS process are presented, showing in-band filter IIP3 >20 dBVp with a power consumption of 3.65 mW for both Bluetooth and ZigBee modes, and the required frequency tuning range set by the automatic tuning circuits.
NGLC 2004-2010.National Geological Library of China All Rights Reserved.
Add:29 Xueyuan Rd,Haidian District,Beijing,PRC. Mail Add: 8324 mailbox 100083
For exchange or info please contact us via email.